

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM,MLB,M9

3/3/2006


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	BOM Configuration	(MASTER)	(MASTER)
5	5	Functional / ICT Test	(MASTER)	(MASTER)
6	6	Signal Aliases	(M1_MLB)	(11/11/2005)
7	7	CPU 1 OF 2-FSB	M1_MLB	02/10/2006
8	8	CPU 2 OF 2-PWR/GND	M1_MLB	02/10/2006
9	9	CPU Decoupling & VID	M1_MLB	02/08/2006
10	10	CPU MISCL-TEMP SENSOR	M1_MLB	02/10/2006
11	11	CPU ITP700FLEX DEBUG	M1_MLB	02/10/2006
12	12	NB CPU Interface	M1_MLB	02/10/2006
13	13	NB PEG / Video Interfaces	M1_MLB	02/10/2006
14	14	NB Misc Interfaces	M1_MLB	02/10/2006
15	15	NB DDR2 Interfaces	M1_MLB	02/10/2006
16	16	NB Power 1	M1_MLB	02/10/2006
17	17	NB Power 2	M1_MLB	02/10/2006
18	18	NB Grounds	M1_MLB	02/10/2006
19	19	NB (GM) Decoupling	M1_MLB	02/08/2006
20	20	NB Config Straps	M1_MLB	02/10/2006
21	21	SB: 1 OF 4	M1_MLB	02/10/2006
22	22	SB: 2 OF 4	M1_MLB	02/10/2006
23	23	SB: 3 OF 4	M1_MLB	02/10/2006
24	24	SB: 4 OF 4	M1_MLB	02/10/2006
25	25	SB Decoupling	M1_MLB	02/10/2006
26	26	SB Misc	M1_MLB	02/10/2006
27	27	M1 SMBus Connections	M1_MLB	01/04/2006
28	28	DDR2 SO-DIMM Connector A	M1_MLB	02/10/2006
29	29	DDR2 SO-DIMM Connector B	M1_MLB	02/10/2006
30	30	Memory Active Termination	(M1_MLB)	(11/07/2006)
31	31	Memory Vtt Supply	M1_MLB	02/10/2006
32	32	DDR2 VRef	M1_MLB	12/19/2005
33	33	CLOCKS	M1_MLB	02/10/2006
34	34	Clock Termination	M1_MLB	02/10/2006
35	35	Mobile Clocking	M1_MLB	02/10/2006
36	36	PATA Connector	M1_MLB	02/10/2006
37	37	FireWire Link (TSB83AA22)	(MASTER)	(MASTER)
38	38	FireWire PHY (TSB83AA22)	(MASTER)	(MASTER)
39	39	ETHERNET CONTROLLER	M1_MLB	02/10/2006
40	40	Ethernet Connector	M1_MLB	02/10/2006
41	41	Yukon Power Control	M1_MLB	02/10/2006
42	42	FW PHY Power Supply	(MASTER)	(MASTER)
43	43	FireWire Port Power	(M1_MLB)	(11/03/2005)


Page	(.csa)	Contents	Sync	Date
44	46	FireWire Ports	(MASTER)	(MASTER)
45	49	Internal USB Connections	M1_MLB	02/10/2006
46	52	External USB Connector	M1_MLB	02/10/2006
47	55	Left I/O Board Connector	(MASTER)	(MASTER)
48	56	Current & Thermal Sensors	(MASTER)	(MASTER)
49	57	PCI-E Connections	M1_MLB	02/10/2006
50	58	SMC	M1_MLB	02/10/2006
51	59	SMC Support	M1_MLB	02/10/2006
52	60	LPC+ Debug Connector	M1_MLB	02/10/2006
53	61	Thermal Sensors	M1_MLB	02/10/2006
54	62	Current & Voltage Sensing	M1_MLB	01/05/2006
55	63	SPI BOOTROM	M1_MLB	02/10/2006
56	64	ALS Support	M1_MLB	02/10/2006
57	65	Fan Connectors	M1_MLB	02/10/2006
58	66	Sudden Motion Sensor (SMS)	M1_MLB	02/10/2006
59	67	TPM	M1_MLB	02/10/2006
60	75	IMVP6 CPU VCore Regulator	M1_MLB	02/08/2006
61	76	5V / 1.5V Power Supply	M1_MLB	02/10/2006
62	77	2.5V & 1.2V Regulators	M1_MLB	02/10/2006
63	78	1.8V Supply	M1_MLB	02/10/2006
64	79	3.3V / 1.05V Power Supplies	M1_MLB	02/10/2006
65	80	3.3V G3Hot Supply & Power Control	M1_MLB	02/10/2006
66	81	Power Aliases	M1_MLB	12/19/2005
67	82	DC-In & Battery Connectors	(MASTER)	(MASTER)
68	83	PBus Supply & Batt. Charger	M1_LIO	12/19/2005
69	84	ATI M56 PCI-E	M1_MLB	02/10/2006
70	85	GPU (M56) Core Supplies	M1_MLB	02/10/2006
71	86	ATI M56 Core Power	M1_MLB	02/10/2006
72	87	ATI M56 Frame Buffer I/F	M1_MLB	02/10/2006
73	88	GPU Straps	M1_MLB	02/10/2006
74	89	GDDR3 Frame Buffer A	M1_MLB	02/10/2006
75	90	GDDR3 Frame Buffer B	M1_MLB	02/10/2006
76	91	ATI M56 GPIO/DVO/Misc	M1_MLB	02/10/2006
77	93	ATI M56 Video Interfaces	M1_MLB	02/10/2006
78	94	Internal Display Connectors	M1_MLB	01/09/2006
79	97	External Display Connector	M1_MLB	11/18/2005
80	98	M9 Specific Connectors	(MASTER)	(MASTER)
81	99	LVDS Interface Pull-downs	M1_MLB	12/19/2005
82	100	Revision History	(MASTER)	(MASTER)
83	101	Napa Platform Constraints	M1_MLB	02/10/2006
84	102	More System Constraints	M1_MLB	02/10/2006
85	103	M1 Spacing & Physical Constraints	M1_MLB	02/10/2006
86	104	M1 Net Properties	M1_MLB	02/10/2006

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
820-2023	1	PCBF, SULLY, FINAL, M9	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-7023	REV. 06
				SHT 1	OF 86

www.laptop-schematics.com




**System Block Diagram**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	2		86

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com

**Power Block Diagram**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	REV.
NONE	3	86	

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7404	PCBA, SULLY, 2.0GHz, M9	VRAM_256SAM, M9_COMMON, CPU_2_0GHZ, EEE_UNZ
630-7406	PCBA, SULLY, 2.16GHz, M9	VRAM_256SAM, M9_COMMON, CPU_2_16GHZ, EEE_UP1

BOM GROUP	BOM OPTIONS
VRAM_128SAM	VRAM_128_SAMSUNG
VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG
VRAM_128HY	GPU_MEM_HYNIX, VRAM_128_HYNIX
VRAM_256HY	GPU_MEM_HYNIX, GPU_MEM_256M, VRAM_256_HYNIX

BOM GROUP	BOM OPTIONS
M9_COMMON	ALTERNATE, COMMON, M9_COMMON1, M9_COMMON2, M9_COMMON3, M9_COMMON4, M9_DEBUG
M9_COMMON1	ENET_LOM_DISABLE, ENETPWR_S3AC, GPUTHM_A_GPU, GPU_BB_CTL, HSTHMSNS_HAS, INVERTER_BUF, ONEWIRE_PU
M9_COMMON2	KBDLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
M9_COMMON3	LVDS_PD, M56_REV_B24_LP, FW_B_BILINGUAL, FW_A_DS_ONLY, FW_PORT_FAULT_PU, FW_PLTRST_UNGATED
M9_COMMON4	LIO_TEMP, BOOTROM_DEVEL, SMC_DEVEL
M9_DEBUG	ITP, ITPCONN, LPCPLUS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0270	1	IC,8888053,GIGABIT ENET XCVR,64P QFN, NO	U4101	CRITICAL	
338S0274	1	IC,SMC,HS8/2116	U5800	CRITICAL	SMC_BLANK
341S1876	1	IC,SMC,PRGRM,M9	U5800	CRITICAL	SMC_DEVEL
341S1876	1	IC,SMC,PRGRM,M9	U5800	CRITICAL	SMC_FINAL
341S1797	1	IC,EEPROM,SERIAL IIC,8KBIT,SO8	U4102	CRITICAL	
335S0384	1	IC,16MBIT 8-PIN SPI SERIAL FLASH,SOIC8	U6301	CRITICAL	BOOTROM_BLANK
341S1828	1	IC,EFI,BOOTROM DEVELOPMENT,M9	U6301	CRITICAL	BOOTROM_DEVEL
341S1829	1	IC,EFI,BOOTROM FINAL,M9	U6301	CRITICAL	BOOTROM_FINAL
353S1235	1	IC,CPU VOLTAGE REGULATOR,IMVP,TWO PHASE	U7530	CRITICAL	
359S0101	1	IC,CY28445-5,CLOCK GEN,68PIN QFN	U3301	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3282	1	IC,CPU,479 BGA	U0700	CRITICAL	CPU_1_83GHZ
337S3267	1	IC,CPU,479 BGA	U0700	CRITICAL	CPU_2_0GHZ
337S3268	1	IC,CPU,479 BGA	U0700	CRITICAL	CPU_2_16GHZ
338S0269	1	IC,945GM,SOUTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC,SB,652BGA	U2100	CRITICAL	

### Bar Code Labels / EEE #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNZ]	CRITICAL	EEE_UNZ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UP0]	CRITICAL	EEE_UP0
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UP1]	CRITICAL	EEE_UP1
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UP2]	CRITICAL	EEE_UP2
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UYU]	CRITICAL	EEE_UYU

### Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0266	1	IC,ATI,M56P,GRPHSCTRL,880BGA,LF	U8400	CRITICAL	M56_REV_B24_LL
338S0302	1	IC,ATI,M56P,GRPHSCTRL,880BGA,LF	U8400	CRITICAL	M56_REV_B24_HL
338S0309	1	IC,ATI,M56P,GRPHSCTRL,880BGA,LF	U8400	CRITICAL	M56_REV_B24_LP
338S0315	1	IC,ATI,M56P,GRPHSCTRL,880BGA,LF	U8400	CRITICAL	M56_REV_B26_LP
338S0316	1	IC,ATI,M56P,GRPHSCTRL,880BGA,LF	U8400	CRITICAL	M56_REV_B26_P
333S0354	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256_HYNIX

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0309	338S0266	M56_REV_B24_LL	U8400	LP is alt to LL
338S0266	338S0309	M56_REV_B24_LP	U8400	LL is alt to LP
338S0315	338S0309	M56_REV_B24_LP	U8400	B26_LP is alt to B24_LP
376S0448	376S0445	ALL		Vishay 2nd source
128S0083	128S0073	C2516		1.86 max alt to 1.9 max
128S0093	128S0092	ALL		Kemet is alt to Sanyo
128S0060	128S0094	ALL		Sanyo is alt to Panasonic
128S0095	128S0094	ALL		330uF,2V,6MOHM,D2
128S0081	128S0061	ALL		C2 package is alt to C3

### M9 Specific Aliases



### BOM Configuration

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	4	86	

www.laptop-schematics.com



# Functional Test Points

## Power Supply NO\_TESTs

NO_TEST	EXPOSED_VIA
TRUE	IMVP6_RBIAS
TRUE	P5VS5_RUNSS
TRUE	P1V5S0_RUNSS
TRUE	P2V5S3_MODE
TRUE	P2V5S3_SHDNRT
TRUE	P1V2S3_RT
TRUE	P1V2S3_RUNSS
TRUE	P1V8S3_COMP
TRUE	P1V8S3_FSET
TRUE	P3V3S5_COMP
TRUE	P3V3S5_FSET
TRUE	P1V0S0_COMP
TRUE	P1V0S0_FSET
TRUE	P3V42G3H_FB
TRUE	GPUVCORE_COMP
TRUE	GPUVCORE_FSET
TRUE	GPUBBP_ADJ

## CPU FSB NO\_TESTs

NO_TEST	EXPOSED_VIA
TRUE	FSB_A_L<31..3>
TRUE	FSB_ADS_L
TRUE	FSB_ADSTB_L<1..0>
TRUE	FSB_BNR_L
TRUE	FSB_BREQ0_L
TRUE	FSB_D_L<63..0>
TRUE	FSB_DBSY_L
TRUE	FSB_DINV_L<3..0>
TRUE	FSB_DRDY_L
TRUE	FSB_DSTBN_L<3..0>
TRUE	FSB_DSTBP_L<3..0>
TRUE	FSB_HIT_L
TRUE	FSB_HITM_L
TRUE	FSB_LOCK_L
TRUE	FSB_REQ_L<4..0>

EXPOSED\_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

## Misc EXPOSED\_VIA Nets

EXPOSED_VIA	
TRUE	DMI_N2S_P<1..0>
TRUE	DMI_N2S_N<1..0>
TRUE	SB_CLK100M_SATA_P
TRUE	SB_CLK100M_SATA_N

## Power Nets

FUNC_TEST	
TRUE	PP0V9_S0
TRUE	PP1V05_S0
TRUE	PP1V2_S0
TRUE	PP1V2_S3
TRUE	PP1V5_S0
TRUE	PP1V8_S0
TRUE	PP1V8_S3
TRUE	PP2V5_S0
TRUE	PP2V5_S3
TRUE	PP3V3_S0
TRUE	PP3V3_S3
TRUE	PP3V3_S5
TRUE	PP5V_S0
TRUE	PP5V_S3
TRUE	PP5V_S5
TRUE	PPBUS_G3H
TRUE	GND

Request for at least 10 GND TPs

## Characterization TPs

FUNC_TEST	
TRUE	IMVP_VR_ON
TRUE	IMVP_DPRSLEVR
TRUE	PM_SLP_S3_L
TRUE	PM_SLP_S3BATT
TRUE	PM_SLP_S4_L
TRUE	PM_SLP_S5_L
TRUE	P1V5P1V05S0_PGOOD
TRUE	CPU_DPRSTP_L
TRUE	IMVP6_VID<6..0>
TRUE	FSB_CLK_CPU_N
TRUE	FSB_CLK_CPU_P
TRUE	PLT_RST_L
TRUE	PLT_RST_L
TRUE	PEG_RESET_L
TRUE	SMC_LRESET_L
TRUE	TPM_LRESET_L
TRUE	CPU_STPCLK_L
TRUE	FSB_CLK_NB_P
TRUE	FSB_CLK_NB_N
TRUE	CLK_NB_OE_L
TRUE	NB_CLK100M_GCLKIN_P
TRUE	NB_CLK100M_GCLKIN_N
TRUE	GND
TRUE	GND
TRUE	GND
TRUE	CPU_THERMTRIP_R
TRUE	TP_SB_SUS_CLK

## MAC-1 TPs

FUNC_TEST	
TRUE	CPU_PWRGD
TRUE	TP_CPU_CPUSLP_L
TRUE	PM_DPRSLEVR
TRUE	CPU_DPSLP_L
TRUE	PM_LAN_ENABLE
TRUE	PCI_RST_L
TRUE	PM_RSMRST_L
TRUE	PM_SB_PWROK
TRUE	SB_RTC_RST_L
TRUE	PM_STPCPU_L
TRUE	PM_STPPCI_L
TRUE	VR_PWRGD_CK410
TRUE	VR_PWRGOOD_DELAY
TRUE	FSB_CPURST_L
TRUE	FSB_SLP_CPU_L
TRUE	FSB_DPWR_L
TRUE	NB_SB_SYNC_L
TRUE	PP2V5_S0_GPU_TPVDD
TRUE	PP2V5_S0_GPU_TXVDDR
TRUE	PP2V5_S0_GPU_AVDD
TRUE	PP2V5_S0_GPU_A2VDD
TRUE	PP2V5_S0_GPU_LPVDD
TRUE	PP2V5_S0_GPU_LVDDR
TRUE	PP3V3_S0
TRUE	PP3V3_S0_CK410_VDD48
TRUE	PP3V3_S0_CK410_VDD_PCI
TRUE	PP3V3_S0_CK410_VDD_REF
TRUE	PP3V3_S0_CK410_VDD_CPU_SRC
TRUE	PP3V3_S0_CK410_VDDA
TRUE	PP3V3_FWPHY
TRUE	PP3V3_FWPHY_AVDD
TRUE	PP3V3_FWPHY_PLLVDD
TRUE	PP1V95_FWPHY
TRUE	PP1V95_FWPHY_PLLVDD
TRUE	PP1V2_S3
TRUE	PP3V3_S3AC
TRUE	PP2V5_S3
TRUE	PP2V5_S3_ENET_AVDD

## Fan Connectors

FUNC_TEST	
TRUE	PP5V_S0
TRUE	FAN_LT_PWM
TRUE	FAN_LT_TACH
TRUE	FAN_RT_PWM
TRUE	FAN_RT_TACH

## LPC+ Debug Connector

FUNC_TEST	
TRUE	PP3V42_G3H
TRUE	PP5V_S0
TRUE	LPC_AD<0>
TRUE	LPC_AD<1>
TRUE	LPC_FRAME_L
TRUE	PM_CLKRUN_L
TRUE	BOOT_LPC_SPI_L
TRUE	SMC_TMS
TRUE	DEBUG_RST_L
TRUE	SMC_TRST_L
TRUE	SMC_TDO
TRUE	SMC_MDI
TRUE	SMC_TX_L
TRUE	FWH_INIT_L
TRUE	PCI_CLK_PORT80_LPC
TRUE	LPC_AD<2>
TRUE	LPC_AD<3>
TRUE	INT_SERIRO
TRUE	PM_SUS_STAT_L
TRUE	SMC_TDI
TRUE	SMC_TCK
TRUE	SMC_RST_L
TRUE	SMC_NMI
TRUE	SMC_RX_L
TRUE	SV_SET_UP

## Resistor Calibration

FUNC_TEST	
TRUE	PP5V_S0
TRUE	PP1V8_S3
TRUE	PP1V05_S0
TRUE	PPVCORE_S0_CPU
TRUE	PPVCORE_S0_GPU
TRUE	ISENSE_CAL_EN
TRUE	GND

Request for at least 2 GND TPs per resistor

## Camera Connector

FUNC_TEST	
TRUE	PP5V_S3
TRUE	USB2_CAMERA_N
TRUE	USB2_CAMERA_P
TRUE	SMBUS_SMC_0_S0_SDA
TRUE	SMBUS_SMC_0_S0_SCL

## Thermal Sensors

FUNC_TEST	
TRUE	HSTHMSNS_DX_P
TRUE	HSTHMSNS_DX_N
TRUE	RSFSTHMSNS_D_P
TRUE	RSFSTHMSNS_D_N

## SMC TPs

FUNC_TEST	
TRUE	PM_SYSRST_L
TRUE	SMC_ONOFF_L

## Battery Connector

FUNC_TEST	
TRUE	BATT_POS
TRUE	BATT_NEG
TRUE	SMC_BS_ALERT_L
TRUE	SMBUS_SMC_BSA_SCL
TRUE	SMBUS_SMC_BSA_SDA

## Left I/O Data Connector

FUNC_TEST	
TRUE	PP1V5_S0
TRUE	PPBUS_G3H
TRUE	PP3V42_G3H
TRUE	PP5V_S0_AUDIO
TRUE	GND_AUDIO
TRUE	ALS_GAIN
TRUE	LTALS_OUT
TRUE	ACZ_SDATAIN<0>
TRUE	ACZ_SDATAOUT
TRUE	ACZ_BITCLK
TRUE	ACZ_RST_L
TRUE	EXCARD_OC_L
TRUE	LTUSB_OC_L
TRUE	LT2USB_OC_L
TRUE	PM_SLP_S3_LS5V
TRUE	PM_SLP_S4_L
TRUE	SYS_ONEWIRE
TRUE	MINI_CLKREQ0_L
TRUE	SMC_EXCARD_CP
TRUE	EXCARD_CLKREQ0_L
TRUE	SMC_EXCARD_PWR_EN
TRUE	LIO_PLT_RESET_L
TRUE	ACZ_SYNC
TRUE	USB2_LT_N
TRUE	USB2_LT_P
TRUE	USB2_EXCARD_N
TRUE	USB2_EXCARD_P
TRUE	PCIE_EXCARD_R2D_C_N
TRUE	PCIE_EXCARD_R2D_C_P
TRUE	PCIE_EXCARD_D2R_P
TRUE	PCIE_EXCARD_D2R_N
TRUE	PCIE_CLK100M_EXCARD_P
TRUE	PCIE_CLK100M_EXCARD_N
TRUE	USB2_LT2_N
TRUE	USB2_LT2_P
TRUE	PCIE_MINI_R2D_C_N
TRUE	PCIE_MINI_R2D_C_P
TRUE	PCIE_MINI_D2R_N
TRUE	PCIE_MINI_D2R_P
TRUE	PCIE_CLK100M_MINI_P
TRUE	PCIE_CLK100M_MINI_N
TRUE	SMBUS_SB_SCL
TRUE	SMBUS_SB_SDA
TRUE	PCIE_WAKE_L
TRUE	SMC_BC_ACOK

## Left I/O Power Connector

FUNC_TEST	
TRUE	PP1V8V_DCIIN
TRUE	PP5V_S5
TRUE	PP5V_S0_AUDIO_PWR
TRUE	GND_AUDIO_PWR
TRUE	GND

Request for at least 10 GND test points

## Functional / ICT Test

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	5	86	

www.laptop-schematics.com




www.laptop-schematics.com

www.laptop-schematics.com

**Signal Aliases**  
 SYNC\_MASTER=(M1\_MLB) SYNC\_DATE=(11/11/2005)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	6	86	



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM\*50  
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM  
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

**CPU 1 OF 2-FSB**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>06</b>
	SCALE NONE	SHEET <b>7</b>	OF <b>86</b>

www.laptop-schematics.com





www.laptop-schematics.com


www.laptop-schematics.com

CPU 2 OF 2-PWR/GND  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE		SHT	OF
NONE		8	86




### CPU VCORE HF AND BULK DECOUPLING



### VCCA (CPU AVdd) Decoupling




### VCCP (CPU I/O) Decoupling



### CPU VCORE VID Connections

Resistors to allow for override of CPU VID  
Will probably be removed before production




### CPU Decoupling & VID

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/08/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT 9 OF 86		
NONE			



**CPU MISC1-TEMP SENSOR**

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. 06
	SCALE NONE	SHEETS 10 OF 86	

# CPU ITP700FLEX DEBUG SUPPORT




ITP TCK SIGNAL LAYOUT NOTE:  
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S  
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO  
 CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG  
 SYNC\_MASTER=MSYNCBDATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	11 OF 86



OMIT  
U1200  
945GM  
NB  
BGA  
(1 OF 10)

HOST

**NB CPU Interface**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT 12 OF 86		
NONE			

www.laptop-schematics.com



LVDS Disable

Can leave all signals NC if LVDS is not implemented Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only S-Video: DACB & DACC only Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail. Tie VCCD\_TV DAC, VCCD\_QTV DAC, VCCA\_TV DACx, and VCCA\_TV BG to 1.5V power rail. Tie VSSA\_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA\_CRT DAC to VCC Core rail, and tie VSSA\_CRT DAC and VCC\_SYNC to GND.



SDVO Alternate Function

SDVO\_TVCLKIN# SDVO\_INT# SDVO\_FLDSTALL#

SDVO\_TVCLKIN SDVO\_INT SDVO\_FLDSTALL

SDVOB\_RED# SDVOB\_GREEN# SDVOB\_BLUE# SDVOB\_CLKN SDVOC\_RED# SDVOC\_GREEN# SDVOC\_BLUE# SDVOC\_CLKN


SDVOB\_RED SDVOB\_GREEN SDVOB\_BLUE SDVOB\_CLKP SDVOC\_RED SDVOC\_GREEN SDVOC\_BLUE SDVOC\_CLKP

NB PEG / Video Interfaces SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: APPLE COMPUTER INC., DRAWING NUMBER 051-7023, REV. 06, SCALE NONE, SHT 13 OF 86



**NB Misc Interfaces**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	14 OF 86




www.apple.com/schematics

www.laptop-schematics.com

**NB DDR2 Interfaces**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT 15 OF 86		
NONE			



www.laptop-schematics.com

**NB Power 1**  
SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>06</b>
	SCALE NONE	SHT 16	OF 86






www.laptop-schematics.com

www.laptop-schematics.com

**NB Power 2**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	17 OF 86



www.laptop-schematics.com

**NB Grounds**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT 18 OF 86		
NONE			




www.laptop-schematics.com

www.laptop-schematics.com

**NB (GM) Decoupling**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/08/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	19	OF	86



NB\_CFG<3> RESERVED

Internal pull-ups  
 NB\_CFG<13:12> 00 = Partial Clock Gating Disable  
 01 = XOR Mode Enabled  
 10 = All-Z Mode Enabled  
 11 = Normal Operation

NB\_CFG<4> RESERVED

NB\_CFG<14> RESERVED

14 NB\_CFG<5> Internal pull-up  
 NB\_CFG<5> High = DMIx4  
 DMI x2 Select Low = DMIx2  
 NBCFG\_DMI\_X2  
 R2075 2.2K  
 5V  
 1/16W MF-LP  
 2402  
 PROBABLY NOT NEEDED

NB\_CFG<15> RESERVED

NB\_CFG<6> RESERVED

14 NB\_CFG<16> Internal pull-up  
 NB\_CFG<16> High = Enabled  
 FSB Dynamic ODT Low = Disabled  
 NBCFG\_DYN\_ODT\_DISABLE  
 R2085 2.2K  
 5V  
 1/16W MF-LP  
 2402

14 NB\_CFG<7> Internal pull-up  
 NB\_CFG<7> High = Mobile CPU  
 CPU Strap Low = RESERVED  
 NO STUFF  
 R2077 2.2K  
 5V  
 1/16W MF-LP  
 2402

NB\_CFG<17> RESERVED

NB\_CFG<8> RESERVED

NB\_CFG<18> High = 1.5V  
 VCC Select Low = 1.05V  
 PP3V3\_S0  
 NBCFG\_VCC\_1V5  
 R2058 2.2K  
 5V  
 1/16W MF-LP  
 2402  
 14 NB\_CFG<18> Internal pull-down

14 NB\_CFG<9> Internal pull-up  
 NB\_CFG<9> High = Normal  
 PCIe Graphics Lane Reversal Low = Reversed  
 NBCFG\_PEG\_REVERSE  
 R2079 2.2K  
 5V  
 1/16W MF-LP  
 2402

NB\_CFG<19> High = Reversed  
 DMI Lane Reversal Low = Normal  
 PP3V3\_S0  
 NBCFG\_DMI\_REVERSE  
 R2059 2.2K  
 5V  
 1/16W MF-LP  
 2402  
 14 NB\_CFG<19> Internal pull-down

NB\_CFG<10> RESERVED

945 External Design Spec says reserved  
 NB\_CFG<20> High = Both active  
 PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1  
 PP3V3\_S0  
 NBCFG\_SDVO\_AND\_PCIE  
 R2060 2.2K  
 5V  
 1/16W MF-LP  
 2402  
 14 NB\_CFG<20> Internal pull-down

NB\_CFG<11> RESERVED


PROBABLY NOT NEEDED

**NB Config Straps**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	REV.
NONE	20	86	

www.laptop-schematics.com





NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS

NOTE: DDREQ HAS INTERNAL 11.5K PD


NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN
ACZ_RST#	- LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR
ACZ_SDIN[0-2]	- BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SDOUT	INTERNAL 20K PD
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	21		86

www.laptop-schematics.com




www.laptop-schematics.com


SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SCALE NONE	SIZE D	DRAWING NUMBER 051-7023	REV. 06
	SHT 22		OF 86



APPLE COMPUTER INC.



www.laptop-schematics.com



NOTE FOR VCCLAN\_3\_3:  
S3 IF INTERNAL LAN IS USED  
S0 OR S3 IF NOT

NOTE:  
VCC3\_3/VCCCHDA AND VCCSUS3\_3/VCCSUSHDA CAN BE 1.5V OR 3.3V  
DEPENDING ON VIO OF AZALIA INTERFACE  
CODEC IC'S CONSIDERED SO FAR ARE 3.3V

VOLTAGE GENERATED INTERNALLY  
SO NO CONNECT HERE


VOLTAGE GENERATED INTERNALLY  
SO NO CONNECT HERE

SB: 4 OF 4  
SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	24	86	

www.laptop-schematics.com






SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	25	86	



www.laptop-schematics.com

### RTC Battery Connector





518S0226

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.




### SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.  
Silk: "SYS RST"

### Platform Reset Connections


Unbuffered



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter



SB Misc		
SYNC_MASTER=M1_MLB	SYNC_DATE=02/10/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	26	86	



M1 SMBus Connections

SYNC\_MASTER=M1\_MLB SYNC\_DATE=01/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	27	86	





# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA


BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Upper" (thru-hole) slot



## DDR2 Bypass Caps (For return current)



## DDR2 SO-DIMM Connector B

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. 06
	SCALE NONE	SHEET 29	OF 86

www.laptop-schematics.com



One cap for each side of every RPAK, one cap for every two discrete resistors  
Ensure CS\_L and ODT resistors are close to SO-DIMM connector



D

C

B

A

D

C

B

A

www.laptop-schematics.com

Memory Active Termination

SYNC\_MASTER=(M1\_MLB) SYNC\_DATE=(11/07/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	30 OF 86

# Page Notes


Power aliases required by this page:

- =PP5V\_S0\_MEMVTT
- =PP1V8\_S0\_MEMVTT
- =PP0V9\_S0\_MEMVTT\_LDO

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

## DDR2 Vtt Regulator




If power inputs are not S0,  
MEMVTT\_EN can be used to  
disable MEMVTT in sleep.  
Okay to turn off 5V and  
leave 1.8V powered in S3.

**Memory Vtt Supply**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	31	86	

www.laptop-schematics.com



**DDR2 Vref**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=12/19/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>06</b>
	SCALE NONE	SHT 32	OF 86





NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	0	1	133M
0	1	0	0	166M
0	1	1	0	200M
1	0	0	0	100M
1	0	1	0	333M
1	1	0	0	400M
1	1	1	1	RESERVED


# NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

**Clock Termination**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	34	86	

www.laptop-schematics.com






### TPM Crystal Circuit







### SMC G3Hot Oscillator



**Mobile Clocking**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT 35 OF 86		
NONE			

# IDE (ODD) Connector




Placement note  
Place within 12.7mm  
from ball of SB

PATA Connector		
SYNC_MASTER=M1_MLB	SYNC_DATE=02/10/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	36		86






**FireWire PHY (TSB83AA22)**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>06</b>
	SCALE NONE	SHEET 38	OF 86



www.laptop-schematics.com

**ETHERNET CONTROLLER**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT 39 OF 86		
NONE			



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
PROVIDED	ENETCONN	ENET_100D	ENETCONN P<0>
	ENETCONN	ENET_100D	ENETCONN N<0>
BY	ENETCONN	ENET_100D	ENETCONN P<1>
	ENETCONN	ENET_100D	ENETCONN N<1>
ETHERNET	ENETCONN	ENET_100D	ENETCONN P<2>
	ENETCONN	ENET_100D	ENETCONN N<2>
PHY	ENETCONN	ENET_100D	ENETCONN P<3>
	ENETCONN	ENET_100D	ENETCONN N<3>


### Page Notes

Power aliases required by this page:  
 - =PP2V5\_ENET  
 - =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Transformers should be mirrored on opposite sides of the board



**Ethernet Connector**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	REV.
NONE	40	86	

www.laptop-schematics.com

# Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR\_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	3.3V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

When ENETPWR\_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

## Yukon Power Control

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	41		86



**FW PHY Power Supply**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	42		86


# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S0\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_S0\_FWPORPTPWRSW

Signal aliases required by this page:  
 - =FWPWR\_PWRON (see related text note below)


BOM options provided by this page:  
 (NONE)

## Port Power Switch




Enables port power when machine is running or on AC.

## FireWire Port Current Sense




## Current Limit/Active Late-VG Protection

### Late-VG Event Detection



FWLATEVG\_3V\_REF:  
 2.95V when port power is on  
 2.81V when port power is off



Current Limits  
 0.020 ohm => 2.4A  
 0.025 ohm => 2A  
 0.030 ohm => 1.66A (Ideal)  
 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

## FireWire Port Power

SYNC\_MASTER=(M1\_MLB) SYNC\_DATE=(11/03/2005)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	43	86	

www.laptop-schematics.com

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	NET_TYPE
PROVIDED	FW	FW_110D	FW_PORT1 TPA FL P
BY	FW	FW_110D	FW_PORT1 TPA FL N
PHY	FW	FW_110D	FW_PORT1 TPB FL P
PAGE	FW	FW_110D	FW_PORT1 TPB FL N
	FW	FW_110D	FW_PORT2 TPA FL P
	FW	FW_110D	FW_PORT2 TPA FL N
	FW	FW_110D	FW_PORT2 TPB FL P
	FW	FW_110D	FW_PORT2 TPB FL N

## Page Notes

Power aliases required by this page:  
 - =PPFW\_PORT1  
 - =PP3V3\_S5\_FWLATEVG  
 - =GND\_CHASSIS\_FW\_PORT1

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)




BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

## Termination

Place close to FireWire PHY



## Late-VG Protection Power



**FireWire Ports**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	44	86	

www.laptop-schematics.com





www.laptop-schematics.com

www.laptop-schematics.com


**Internal USB Connections**

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	45	86	

### Port Power Switch



### Right USB Port




Place L5200, L5205 and L5206 across moat

**External USB Connector**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	46	86	

# Left I/O Board Connector



## Left I/O Board Connector


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	47	86	



www.laptop-schematics.com


**Current & Thermal Sensors**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	48		86




PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused







**PCI-E Connections**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	49		86



UNUSED PINS HAVE THE FORMAT  
 THEY ARE WHERE BY SOFTWARE THEY  
 CAN BE LEFT NO-CONNECTED.



**SMC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	50	86	

www.laptop-schematics.com


### SMC Reset Button / Brownout Detect





### SMC Crystal Circuit




### Debug Power Button





### SMC AVREF Supply



### SMC 1.05V to 3.3V Level Shifting





### SMC 3.3V to 1.05V Level Shifting



### SMC PWRGD Circuit


Reports when 5V S5 and 3.3V S5 are in regulation

### System (Sleep) LED Circuit



**SMC Support**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	51 OF 86



LPC+ Debug Connector

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7023	REV. 06
	SCALE NONE	SHEET 52	OF 86


# GPU / Heat Pipe Thermal Sensor



# Right-Side/Fin Stack Thermal Sensor



# CPU Back-Up Thermal Diode




Thermal Sensors		
SYNC_MASTER=M1_MLB	SYNC_DATE=02/10/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	53	86	

www.laptop-schematics.com


### CPU Voltage Sense / Filter




### GPU Voltage Sense / Filter




### PBUS Voltage Sense Enable & Filter




### FireWire Current Sense Filter




### DCIN Current Sense Filter




### Battery Current Sense Filter




### CPU Current Sense Filter




### GPU Current Sense Filter



### 1.8V S3 (Memory) Current Sense Filter




### 1.05V S0 (NB) Current Sense Filter



## Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



### Current & Voltage Sensing

SYNC\_MASTER=M1\_MLB SYNC\_DATE=01/05/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	54 OF 86





R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)  
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M  
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM


www.laptop-schematics.com

SPI BOOTROM  
 SYNC\_MASTER=MSYNCBDATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE		SHT	OF
NONE		55	86

www.laptop-schematics.com


## Left ALS Filter



## Right ALS Circuit



## Keyboard LED Driver



### ALS Support

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	REV.
NONE	56	86	





**Fan Connectors**  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>06</b>
	SCALE NONE	SHEET <b>57</b>	OF <b>86</b>



Desired orientation when placed on board top-side:      Desired orientation when placed on board bottom-side:




M1 placement: Bottom-side

Sudden Motion Sensor (SMS)  
 SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	58	86	



LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

**TPM**

SYNC\_MASTER=M1\_MLB      SYNC\_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	59		86






DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	1	0	1-Phase DCM

$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$   
 $V_{offset} = (V_{drp\_offset} * K_{droop}) + V_{amp\_offset}$   
 $Gain = R_c / (R_a + R_b)$   
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$   
 $V_{out @ 36\text{A}} = 2.44\text{V} - 2.60\text{V}$

**IMVP6 CPU VCore Regulator**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/08/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7023</b>	REV. <b>06</b>
	SCALE NONE	SHT 60	OF 86

www.laptop-schematics.com



www.laptop-schematics.com

**5V / 1.5V Power Supply**


SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7023	06
SCALE		SHT	OF
NONE		61	86


## 2.5V S3 Regulator




## 2.5V S0 FET



## 1.2V S3 Regulator



## 1.2V S0 FET



### 2.5V & 1.2V Regulators

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	62 OF 86







**3.3V / 1.05V Power Supplies**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	64 OF 86

www.laptop-schematics.com




# Power Control Signals



# 3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



# 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




# Unused PGOOD Signals

TP P5V P1V5 PG0OD	=	TP P5V P1V5 PG0OD
TP P1V8S3 PG0OD	=	TP P1V8S3 PG0OD

# Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



**3.3V G3Hot Supply & Power Control**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	65	86	


www.laptop-schematics.com




# DC-In Connector



# Inrush Limiter



# Battery Connector



## DC-In & Battery Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	86
NONE	67		

# PBUS SUPPLY

CRITICAL  
Q8300  
SI4405DY-E3  
SO-8

# BATTERY CHARGER

CRITICAL  
Q8320  
SI4405DY-E3  
SO-8

CRITICAL  
Q8321  
SI4405DY-E3  
SO-8

CRITICAL  
Q8322  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363


CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363

CRITICAL  
Q8324  
2N7002DW-X-F  
SOT-363



Using PWM drive

Using PWM drive


10A max, limited by L8300, Q8301

PBUS Supply & Batt. Charger  
 SYNC\_MASTER=M1\_LIO SYNC\_DATE=12/19/2005  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	68	86	

www.laptop-schematics.com








# GPU VCore Current Sense

## GPU VCore Supply




## Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to GPU pins.  
NOTE: BBP tracks VDDC based on BBP voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$

$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$


$$R_{eq} = R_b || R_c$$

Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)  
SI3446DV max Vgs is 1.6V  
Vin must be > 2.8V

For proper M56 power sequence, this pull-up must be powered before VCore

## Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



$$V_{out} = -V_{in} * R_b / R_a$$

Recommended values:  
 $R_a = V_{in} / 50 \mu A$   
 $R_b = -V_{out} / 50 \mu A$

$$V_{out} = -0.55V$$

125mA max output  
(Regulator limit)

## GPU (M56) Core Supplies

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	70 OF 86

www.laptop-schematics.com

# Page Notes

Power aliases required by this page:


- =PP1V5\_GPU\_VDD15
- =PP1VR1V3\_GPU\_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Core Power  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	71 OF 86

# Page Notes

Power aliases required by this page:  
 - =PP1V8R2V0\_S0\_FB\_GPU

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



ATI M56 Frame Buffer I/F  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	72 OF 86

www.laptop-schematics.com



ROMCFGID[3..0]  
 0000 = 128MB  
 0010 = 256MB  
 0100 = 64MB  
 0110 = Reserved

76	GPU_GPIO_0	IPD	Serial ROM	TESTIN[0]	Misc	Straps	TX_PWRS_ENB
76	GPU_GPIO_1	IPD		TESTIN[1]			TX_DEEMPH_EN
76	GPU_GPIO_2		VDD_VCL	TESTIN[2]			Reserved
76	GPU_GPIO_3			TESTIN[3]			Reserved
76	GPU_GPIO_4	IPD		TESTIN[4]			DEBUG_ACCESS
76	GPU_GPIO_5			TESTIN[5]			Reserved
76	GPU_GPIO_6			TESTIN[6]			Reserved
76	GPU_BLON		ENA_BL	TESTIN[7]			GPU_BLON
76	GPU_GPIO_8		ROMSO	TESTWR			Reserved
76	GPU_GPIO_9	IPD	ROMSI				ROMIDCFG[3]
76	TP_GPU_GPIO_10		ROMSCK	TESTOUT[8]			TP_GPU_GPIO_10
76	GPU_GPIO_11	IPD		TESTOUT[9]			ROMIDCFG[0]
76	GPU_GPIO_12	IPD		TESTOUT[10]			ROMIDCFG[1]
76	GPU_GPIO_13	IPD		TESTOUT[11]			ROMIDCFG[2]
76	NC_GPU_GPIO_14			TESTIN[8]			NC_GPU_GPIO_14
76	GPU_VCORE_LOW			TESTIN[9]			PWRCNTL
76	GPU_CLK27MSS_IN						SS_IN
76	NC_GPU_GPIO_17						Thm Mon Int
76	NC_GPU_GPIO_18						NC_GPU_GPIO_18
76	NC_GPU_GPIO_19						NC_GPU_GPIO_19
76	NC_GPU_GPIO_20						NC_GPU_GPIO_20
76	NC_GPU_GPIO_21						NC_GPU_GPIO_21
76	NC_GPU_GPIO_22						NC_GPU_GPIO_22
76	NC_GPU_GPIO_23						NC_GPU_GPIO_23
76	GPU_MEM_256M						GPU_MEM_256M
76	NC_GPU_GPIO_25						NC_GPU_GPIO_25
76	NC_GPU_GPIO_26						NC_GPU_GPIO_26
76	GPU_MEMID						GPU_MEMID
76	NC_GPU_GPIO_28						NC_GPU_GPIO_28
76	NC_GPU_GPIO_29						NC_GPU_GPIO_29
76	NC_GPU_GPIO_30						NC_GPU_GPIO_30
76	NC_GPU_GPIO_31						NC_GPU_GPIO_31
76	NC_GPU_GPIO_32						NC_GPU_GPIO_32
76	NC_GPU_GPIO_33						NC_GPU_GPIO_33
76	NC_GPU_GPIO_34						NC_GPU_GPIO_34

Renamed signals


Unused signals

76	GPU_CLK27M	MAKE_BASE=TRUE	GPU_CLK27M
76	NC_GPU_XTALOUT	NO_TEST=TRUE	NC_GPU_XTALOUT
76	NC_ATI_ROMCS_L	NO_TEST=TRUE	NC_ATI_ROMCS_L
76	NC_FB_A_MAL2	NO_TEST=TRUE	NC_FB_A_MAL2
76	NC_FB_B_MAL2	NO_TEST=TRUE	NC_FB_B_MAL2
76	NC_GPU_GENERICA	NO_TEST=TRUE	NC_GPU_GENERICA
76	NC_GPU_GENERICB	NO_TEST=TRUE	NC_GPU_GENERICB
76	NC_GPU_GENERICC	NO_TEST=TRUE	NC_GPU_GENERICC
76	NC_GPU_VGA_R	NO_TEST=TRUE	NC_GPU_VGA_R
76	NC_GPU_VGA_G	NO_TEST=TRUE	NC_GPU_VGA_G
76	NC_GPU_VGA_B	NO_TEST=TRUE	NC_GPU_VGA_B
76	TP_GPU_VGA_HSYNC	MAKE_BASE=TRUE	TP_GPU_VGA_HSYNC
76	TP_GPU_VGA_VSYNC	MAKE_BASE=TRUE	TP_GPU_VGA_VSYNC
76	NC_GPU_TV_Y	NO_TEST=TRUE	NC_GPU_TV_Y
76	NC_GPU_TV_C	NO_TEST=TRUE	NC_GPU_TV_C
76	NC_GPU_TV_COMP	NO_TEST=TRUE	NC_GPU_TV_COMP
76	NC_LVDS_U_DATAP<3>	NO_TEST=TRUE	NC_LVDS_U_DATAP<3>
76	NC_LVDS_U_DATAN<3>	NO_TEST=TRUE	NC_LVDS_U_DATAN<3>
76	NC_LVDS_L_DATAP<3>	NO_TEST=TRUE	NC_LVDS_L_DATAP<3>
76	NC_LVDS_L_DATAN<3>	NO_TEST=TRUE	NC_LVDS_L_DATAN<3>
76	NC_ATI_DVPCCLK	NO_TEST=TRUE	NC_ATI_DVPCCLK
76	NC_ATI_DVPCNTL<2..0>	NO_TEST=TRUE	ATI_DVPCNTL<2..0>
76	NC_ATI_DVPPDATA<15..0>	NO_TEST=TRUE	ATI_DVPPDATA<15..0>

Required for debug access

TP\_ATI\_DVPPDATA<23..16> == ATI\_DVPPDATA<23..16>

Also required: GPIO10 - GPIO13



**GPU Straps**

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	73 OF 86

www.laptop-schematics.com



Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.


GDDR3 Frame Buffer A  
SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. logo and drawing information:  
DRAWING NUMBER: 051-7023  
REV: 06  
SCALE: NONE  
SHEET: 74 OF 86

www.laptop-schematics.com

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



GDDR3 Frame Buffer B

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	75	86	

www.laptop-schematics.com



# Page Notes

Power aliases required by this page:  
 - =PP3V3\_GPU\_GPIOS  
 - =PP2V5\_PVDD  
 - =PP1V8\_GPU\_LVDS\_PLL

Signal aliases required by this page:  
 - =I2C\_GPU\_TMDS\_SDA - I2C data line for external TMDS transmitters  
 - =I2C\_GPU\_TMDS\_SCL - I2C clock line for external TMDS transmitters


BOM options provided by this page:  
 (NONE)

D

C

B

A



## ATI M56 GPIO/DVO/Misc

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	76 OF 86

www.laptop-schematics.com


# Page Notes

Power aliases required by this page:

- =PP2V5\_S0\_GPU
- =PP1V8R2V5\_S0\_GPU\_LVDDR

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

## ATI M56 Video Interfaces

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	77 OF 86


www.laptop-schematics.com

# LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
	VGA	VGA	GPU_R2
	VGA	VGA	GPU_G2
	VGA	VGA	GPU_B2
	LVDS	LVDS	LVDS_U_CLK_P
	LVDS	LVDS	LVDS_U_CLK_N
	LVDS	LVDS	LVDS_U_DATA_P<2..0>
	LVDS	LVDS	LVDS_U_DATA_N<2..0>
	LVDS	LVDS	LVDS_L_CLK_P
	LVDS	LVDS	LVDS_L_CLK_N
	LVDS	LVDS	LVDS_L_DATA_P<2..0>
	LVDS	LVDS	LVDS_L_DATA_N<2..0>
	LVDS	LVDS	LVDS_U_CLK_P
	LVDS	LVDS	LVDS_U_CLK_N
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>
	LVDS	LVDS	LVDS_L_CLK_P
	LVDS	LVDS	LVDS_L_CLK_N
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>
	TMDS	TMDS	TMDS_CLK_P
	TMDS	TMDS	TMDS_CLK_N
	TMDS	TMDS	TMDS_DATA_P<5..3>
	TMDS	TMDS	TMDS_DATA_N<5..3>
	TMDS	TMDS	TMDS_DATA_P<2..0>
	TMDS	TMDS	TMDS_DATA_N<2..0>



# INVERTER INTERFACE



## Internal Display Connectors

SYNC\_MASTER=M1\_MLB SYNC\_DATE=01/09/2006

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	78 OF 86


www.laptop-schematics.com

# TMDS Filtering


Place series R's and common-mode filtering close to GPU, common mode chokes near connector.




## VGA SYNC BUFFERS




## ANALOG FILTERING PLACE CLOSE TO CONNECTOR



## DVI DDC CURRENT LIMIT (55mA requirement per DVI spec)



## DVI INTERFACE



## External Display Connector


SYNC\_MASTER=M1\_MLB SYNC\_DATE=11/18/2005

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	79	86	

www.laptop-schematics.com

## IR & Sleep LED Connector



## Bluetooth (M13P) & SATA HDD Flex Connector



### M9 Specific Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT 80 OF 86		
NONE			



# LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



www.laptop-schematics.com

LVDS Interface Pull-downs  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=12/19/2005

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	81		86

www.laptop-schematics.com



8

7

6

5

4

3

2

1

Revision History

Proto  
 11-29-05: -Release for Proto  
 11-30-05: -Turned on M56\_REV\_B24 BOMOPTION  
 12-01-05: -Added CRITICAL property to 3-pin caps, ESD diodes, and FW chokes  
 -Added ITPCONN\_BOMOPTION  
 -RC value changes on CPU Core current sense  
 -Changed IDE reset pulldown to 15K

EVT  
 12-01-05: -Changed L4400 to Pb-free part  
 -Changed V4620 to M9 part  
 -Added ESD/EMI protection to camera connector  
 -Removed dual voltage support for trackpad  
 -Added PM\_SUS\_STAT\_H and PM\_SLP\_S5\_L pulldowns

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

Revision History	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	82	86	

www.laptop-schematics.com

## FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

## CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

## DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_DATA2MEM
MEM_CLK	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

Need to support MEM\*-style wildcards!

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

## PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

## Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

## Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	?
USB2_2CLK	*	25 MIL	DG says

minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

## Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

## Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

## Napa Platform Constraints

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHEET	OF	
NONE	83	86	

### GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FB_ADCTRL	*	=2.5:1_SPACING	?
FB_CLK	*	=2.5:1_SPACING	?
FB_DATA	*	=2.5:1_SPACING	?

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.  
 CTRL lines are 55-ohm single-ended impedance.  
 DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.  
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

### Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	=3:1_SPACING	?
TMDS	*	=3:1_SPACING	?
VGA	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS_PAIR2PAIR	*	25 MIL	?
TMDS_PAIR2PAIR	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.  
 LVDS and TMDS pairs should be kept at least 25 mils apart.  
 Ground shields can be used around each pair if spacing cannot be met.  
 VGA should be routed as close to 75-ohms single-ended impedance as possible.  
 VGA signals should be kept at least 15 mils from other traces.  
 Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

### High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET	*	=3:1_SPACING	?
FW	*	=3:1_SPACING	?

note

### PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

### More System Constraints

SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT	OF	
NONE	84	86	

# M1 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MILS OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM			
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM			
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

## Unsupported rule

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	ISL2, ISL11	0.1 MM	?
1.8:1_SPACING	ISL2, ISL11	0.1 MM	?
2:1_SPACING	ISL2, ISL11	0.1 MM	?
2.5:1_SPACING	ISL2, ISL11	0.1 MM	?
3:1_SPACING	ISL2, ISL11	0.1 MM	?
4:1_SPACING	ISL2, ISL11	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	ISL2, ISL11	0.1 MM	?
CLK_PCIE	ISL2, ISL11	0.1 MM	?
CLK_MED	ISL2, ISL11	0.1 MM	?
CLK_SLOW	ISL2, ISL11	0.1 MM	?
CPU_COMP	ISL2, ISL11	0.1 MM	?
CPU_GTLREF	ISL2, ISL11	0.1 MM	?
CPU_VCCSENSE	ISL2, ISL11	0.1 MM	?
DMI	ISL2, ISL11	0.1 MM	?
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
MEM_2OTHER	ISL2, ISL11	0.1 MM	?
PCIE	ISL2, ISL11	0.1 MM	?
SATA	ISL2, ISL11	0.1 MM	?
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
VGA	ISL2, ISL11	0.1 MM	?

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_ADDR2ADDR_OVERRIDE	*	=STANDARD_OVERRIDE	?
FSB_ADSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_ADDR2ADSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_DATA2DATA_OVERRIDE	*	=STANDARD_OVERRIDE	?
FSB_DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_DATA2DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_2OTHER_OVERRIDE	*	0.5 MM_OVERRIDE	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_2PCI_OVERRIDE	*	0.1 MM_OVERRIDE	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

## "Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD


FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S_OVERRIDE	*	VERRIDE	VERRIDE	VERRIDE	0.100 MM_OVERRIDE	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	*	VERRIDE	VERRIDE	VERRIDE	0.100 MM_OVERRIDE	VERRIDE	VERRIDE
MEM_85D_OVERRIDE	*	VERRIDE	VERRIDE	VERRIDE	0.100 MM_OVERRIDE	VERRIDE	VERRIDE

M1 Spacing & Physical Constraints  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	NONE	SHT	85 OF 86



www.laptop-schematics.com

www.laptop-schematics.com

**M1 Net Properties**  
 SYNC\_MASTER=M1\_MLB SYNC\_DATE=02/10/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7023	06
SCALE	SHT		OF
NONE	86		86