

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

SCHEM,MLB_KEPLER_2PHASE,J31

FRB & RISK RAMP 02/15/12

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2012-02-15

Page	Contents	Sync	Date
1	Table of Contents	MASTER	MASTER
2	Revision History	J31_MLB	04/19/2011
3	Power Block Diagram	K17_REF	06/30/2009
4	Revision History	MASTER	MASTER
5	BOM Configuration	K17_REF	05/28/2009
6	Functional / ICT Test	K18_MLB	04/27/2010
7	Power Aliases	J31_MLB	08/29/2011
8	Signal Aliases	K18_MLB	04/27/2010
9	CPU DMI/PEG/FDI/RSVD	J5_MLB	03/11/2011
10	CPU CLOCK/MISC/JTAG	K92_MLB	08/03/2010
11	CPU DDR3 INTERFACES	K92_SUMA	06/15/2010
12	CPU POWER	K92_MLB	08/03/2010
13	CPU POWER AND GND	K92_SUMA	06/15/2010
14	CPU DECOUPLING-I	K92_MLB	08/19/2010
15	CPU DECOUPLING-II	K92_MLB	08/19/2010
16	PCH SATA/PCIe/CLK/LPC/SPI	J31_ANNIE	06/02/2011
17	PCH DMI/FDI/PM/Graphics	J5_MLB	05/26/2011
18	PCH PCI/USB/TP/RSVD	J31_ANNIE	06/02/2011
19	PCH GPIO/MISC/NCTF	J31_ANNIE	06/02/2011
20	PCH POWER	J5_MLB	03/21/2011
21	PCH GROUNDS	J5_MLB	03/21/2011
22	PCH DECOUPLING	J5_MLB	05/26/2011
23	CPU & PCH XDP	J31_ANNIE	06/09/2011
24	Chipset Support	K92_MLB	07/06/2010
25	USB HUB & MUX	J31_LINDA	09/16/2011
26	CPU Memory S3 Support	K18_MLB	04/27/2010
27	DDR3 SO-DIMM Connector A	K92_SUMA	06/23/2010
28	DDR3 Byte/Bit Swaps	K92_SUMA	05/10/2010
29	DDR3 SO-DIMM Connector B	K92_SUMA	06/23/2010
30	SD Card Connector	J31_YONAS	10/25/2011
31	DDR3/FRAMEBUF VREF MARGINING	J31_ANNIE	06/09/2011
32	X19/ALS/CAMERA CONNECTOR	J30_MLB	11/11/2011
33	Thunderbolt Host (1 of 2)	T29_REF	06/14/2011
34	Thunderbolt Host (2 of 2)	T29_REF	06/14/2011
35	Thunderbolt Power Support	T29_REF	06/22/2011
36	ETHERNET PHY (CAESAR IV)	K91_ERIC	10/11/2010
37	Ethernet Connector	K91_TRINHDI	05/26/2010
38	FireWire LLC/PHY (FW643)	K18_MLB	04/27/2010
39	FireWire Port & PHY Power	K91_MLB	06/17/2011
40	FireWire Connector	T27_REF	06/10/2010
41	SATA Redriver/Conn, IR, SIL	J31_YONAS	11/17/2011
42	External A USB3 Connector	J31_LINDA	09/21/2011
43	External B USB3 Connector	J30_MLB	08/04/2011
44	Front Flex Support	K18_MLB	04/27/2010
45	SMC	J31_YONAS	12/19/2011

Page	Contents	Sync	Date
46	SMC Support	J31_YONAS	01/19/2012
47	LPC+SPI Debug Connector	J5_MLB	05/26/2011
48	SMBus Connections	K18_MLB	04/27/2010
49	Power Sensors: Load Side	J31_YONAS	01/19/2012
50	Power Sensors: High Side, CPU, AXG	J31_YONAS	10/25/2011
51	Thermal Sensors	J31_YONAS	09/08/2011
52	Fan Connectors	K18_MLB	04/27/2010
53	WELLSRING 1	J30_MLB	06/10/2011
54	WELLSRING 2	J31_LINDA	07/01/2011
55	Digital Accelerometer	J31_YONAS	08/11/2011
56	SPI ROM	K91_BEN	06/08/2010
57	AUDIO: CODEC/REGULATOR	J31_AUDIO	10/26/2011
58	AUDIO: LINE INPUT FILTER	J31_AUDIO	10/26/2011
59	AUDIO: DETECT/MIC BIAS	J31_AUDIO	10/26/2011
60	AUDIO: HEADPHONE FILTER	J31_AUDIO	10/26/2011
61	AUDIO: SPEAKER AMP	J31_AUDIO	10/26/2011
62	AUDIO: JACKS	J31_AUDIO	10/26/2011
63	AUDIO: JACK TRANSLATORS	J31_AUDIO	10/26/2011
64	DC-In & Battery Connectors	J31_JACK	09/02/2011
65	PBus Supply & Battery Charger	J31_JACK	11/14/2011
66	System Agent Supply	J31_JACK	09/14/2011
67	5V / 3.3V Power Supply	J31_JACK	11/09/2011
68	1.5V DDR3 Supply	J31_JACK	07/07/2011
69	CPU IMVP7 & AXG VCore Regulator	J31_JACK	11/11/2011
70	CPU IMVP7 & AXG VCore Output	J31_JACK	11/11/2011
71	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	J31_JACK	09/19/2011
72	Misc Power Supplies	J31_JACK	06/10/2011
73	Power FETs	J31_MARY	05/05/2011
74	Power Control 1/ENABLE	J31_MARY	06/06/2011
75	KEPLER PCI-E	J31_SREE	10/25/2011
76	KEPLER CORE/FB POWER	D2_MLB_2P	01/18/2012
77	KEPLER FRAME BUFFER I/F	J31_SREE	10/25/2011
78	1V05 GPU / 1V35 FB POWER SUPPLY	J31_JACK	11/16/2011
79	GDDR5 Frame Buffer A	J31_SREE	10/25/2011
80	GDDR5 Frame Buffer B	J31_SREE	10/25/2011
81	KEPLER LVDS/DP/GPIO	J31_SREE	10/25/2011
82	KEPLER GPIOs,CLK & STRAPS	J31_SREE	11/16/2011
83	KEPLER PEX PWR/GNDS	J31_SREE	10/31/2011
84	GFX IMVP VCore Regulator	D2_MLB_2P	01/18/2012
85	LVDS Display Connector	K18_MLB	04/27/2010
86	Muxed Graphics Support	K92_MLB	11/21/2010
87	Thunderbolt MUXing A	J31_WILL	06/20/2011
88	Thunderbolt Connector A	T29_REF	06/14/2011
89	Graphics MUX (GMUX)	K91_MARY	08/03/2010
90	LCD Backlight Driver	J31_KIRAN	03/21/2011


Page	Contents	Sync	Date
91	PCH VCCIO (1.05V) POWER SUPPLY	J31_JACK	09/16/2011
92	Power Sequencing EG/PCH S0	J31_SREE	09/19/2011
93	CPU Constraints	K92_MLB	08/09/2010
94	Memory Constraints	K91_MLB	06/25/2011
95	PCH Constraints 1	K92_MLB	08/09/2010
96	PCH Constraints 2	J31_YONAS	05/05/2011
97	Ethernet/FW Constraints	K91_ERIC	08/03/2010
98	Thunderbolt Constraints	T29_REF	06/14/2011
99	SMC Constraints	J31_YONAS	08/11/2011
100	GPU (Kepler) CONSTRAINTS	K92_MLB	08/09/2010
101	Project Specific Constraints	K18_MLB	04/27/2010
102	PCB Rule Definitions	K18_MLB	04/27/2010
103	Power Sensors: SMC Extended	J31_YONAS	09/12/2011
104	Power Sensors: Debug ADC	J31_YONAS	09/12/2011
105	Power Sensors: CPU Ripple	J31_YONAS	08/24/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9585	1	SCHEM,MLB_KEPLER_2PHASE,J31	SCH	CRITICAL	
820-3330	1	PCBP,MLB_KEPLER_2PHASE,J31	PCB	CRITICAL	


DRAWING ABBREVIATION: TITLE=MLB
LAST MODIFIED=Wed Feb 15 20:30:03 2012


DRAWING TITLE SCHEM,MLB_KEPLER,J31	
Apple Inc.	DRAWING NUMBER 051-9585
REVISION 3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 1 OF 132	SHEET 1 OF 105



www.qdzbwx.com

SYNC MASTER=T31 MLB SYNC DATE=04/19/2011

Revision History		
 Apple Inc.	DRAWING NUMBER 051-9585	SIZE D
	REVISION 3.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE 2 OF 132	SHEET 2 OF 105



www.qdzbwx.com

SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
PAGE TITLE			
Power Block Diagram		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PAGE
		3.0.0	3 OF 132
		BRANCH	SHEET
			3 OF 105

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Revision History			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 132
		SHEET	4 OF 105

BOM VARIANTS - FSB

Table with 3 columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Rows include variants 639-3860, 639-3861, 639-3862, 639-3863, 639-3864, 639-3865, 607-9557, and 085-4620.

SUB BOMS

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 085-4620 and 607-9557.

BOM GROUPS

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include J31_COMMON, J31_COMMON1, J31_COMMON2, J31_PROGPARTS, J31_PROGPARTS1, J31_PVT, J31_DEVEL:ENG, J31_DEVEL:FSB, J31_DEVEL:PVT, and IVB_PPT_XDP.

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include VREF:PROD, VREF:ENG_M3, and VREF:ENG_LDO.

Module Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include various module components like CPUs, RAM, and storage devices.

PD Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 452-1708 and 725-1607.

Bar Code Labels / EEEE #'s

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 826-4393.

Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include various alternate part numbers like 157S0058, 152S0896, etc.

Programmables - All Builds

PSOC

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 341S3099, 341S3351, etc.

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 341S2830, 336S0042, etc.

ETHERNET ROM

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 335S0663, 341S3096, etc.



SMC

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 338S0895, 341S3258, etc.

EPT ROM

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 335S0740, 341S3257, etc.

BOM Configuration metadata box containing Apple Inc. logo, drawing number 051-9585, revision 3.0.0, and a disclaimer about proprietary property.




Functional Test Points

ICT Test Points

NO_TEST=TRUE

CPU NO_TESTS		NC NO_TESTS	
NO_TEST	NO_TEST	NO_TEST	NO_TEST
TP CPU RSVDD<65..62>	TP CPU RSVDD<65..62>	NC SMC FAN 3 TACH	NC SMC FAN 3 TACH
TP CPU RSVDD<58..45>	TP CPU RSVDD<58..45>	NC SMC FAN 3 CTL	NC SMC FAN 3 CTL
TP CPU RSVDD<43..32>	TP CPU RSVDD<43..32>	NC SMC FAN 2 TACH	NC SMC FAN 2 TACH
TP CPU RSVDD<27..26>	TP CPU RSVDD<27..26>	NC SMC FAN 2 CTL	NC SMC FAN 2 CTL
TP CPU RSVDD<24..15>	TP CPU RSVDD<24..15>	NC FW2 TFPB	NC FW2 TFPB
TP CPU RSVDD<2..1>	TP CPU RSVDD<2..1>	NC FW2 TFRN	NC FW2 TFRN
TP CPU RSVDD NCTF<8..5>	TP CPU RSVDD NCTF<8..5>	NC FW2 TFRAS	NC FW2 TFRAS
		NC FW2 TFRAP	NC FW2 TFRAP
		NC FW2 TFRAN	NC FW2 TFRAN
		NC FW2 TFRP	NC FW2 TFRP
		NC FW2 TFRM	NC FW2 TFRM
		NC ESTABLED RN	NC ESTABLED RN
		NC ALS_GAIN	NC ALS_GAIN

Apple Inc. 051-9585
 Functional / ICT Test
 DRAWING NUMBER: 051-9585 D
 REVISION: 3.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: _____
 PAGE: 7 OF 132
 SHEET: 6 OF 105



SYNC MASTER=J31 MLB SYNC DATE=08/29/2011

Apple Inc.

POWER ALIASES

DRAWING NUMBER: 051-9585 SIZE: D


REVISION: 3.0.0

BRANCH:


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 8 OF 132

SHEET: 7 OF 105



SYNC MASTER=K18_MLB		SYNC DATE=04/27/2018	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.0.0	
		BRANCH	
PAGE	9 OF 132		SHEET
		8 OF 105	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES.MTS.F12M,1/16W,1K,0402,800,LF	R1031		EDP:YES
116S0090	1	RES.MTS.F12M,1/16W,10K,0402,800,LF	R1033		EDP:NO


CFG [7] : PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY APTER xxRESETS 0 = WAIT FOR BIOS
 CFG [6:5] : PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 CFG [4] : eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] : PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] : PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI / PEG / FDI / RSVD

Apple Inc.

DRAWING NUMBER: 051-9585
 REVISION: 3.0.0
 PAGE: 10 OF 132
 SHEET: 9 OF 105

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



8 7 6 5 4 3 2 1

D

D

C

C

B

B


A

A

R1120 and R1121 are Intel recommended values

PAGE TITLE CPU CLOCK/MISC/JTAG		
Apple Inc.	DRAWING NUMBER	051-9585
	REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
		PAGE 11 OF 132
		SHEET 10 OF 105

8 7 6 5 4 3 2 1



SYNCH DATE=06/15/2016

CPU DDR3 INTERFACES


Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 12 OF 132
 SHEET: 11 OF 105



NOTE: Intel validation sense lines per doc 439028 rev1.0
 HR_PPDG sections 6.2.1 and 6.3.1.

PAGE TITLE		SYNC DATE=08/03/2010	
CPU POWER			
	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	13 OF 132
		SHEET	12 OF 105




PAGE TITLE		
CPU POWER AND GND		
	DRAWING NUMBER	051-9585
	REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE
		14 OF 132
		SHEET
		13 OF 105

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 8x 1uF 0402 (NOSTUFF)
 Apple Implementation: 4x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side



PLACEMENT_NOTE (C1640-C1645):

Place near inductors on bottom side.




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
 Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING



DRAWING NUMBER		051-9585	SIZE	D
REVISION		3.0.0		
PAGE		16 OF 132		
SHEET		14 OF 105		


VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 8x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
 Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)

13 12 7 =PEVVCORE_S0_CPU_VCCAXG


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):

Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402






CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 3x 10uF 0603, 3x 1uF 0402
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



SYNC MASTER=K92_MLB		SYNC DATE=08/19/2016	
PAGE TITLE			
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 132		15 OF 105	




Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.


Unused clock terminations for FCIM Mode

16	PCH CLK96M DOT P	R1891	10K	1	2	5%	1/20W	MF	201		
16	PCH CLK96M DOT N	R1892	10K	1	2	5%	1/20W	MF	201		
16	PCH CLK100M SATA P	R1893	10K	1	2	5%	1/20W	MF	201		
16	PCH CLK100M SATA N	R1894	10K	1	2	5%	1/20W	MF	201		
16	PCI CLK100M PCH P	R1895	10K	1	2	5%	1/20W	MF	201		
16	PCI CLK100M PCH N	R1896	10K	1	2	5%	1/20W	MF	201		
16	PCH CLK14P3M REFCLK	R1897	10K	1	2	5%	1/20W	MF	201		
16	PCH CLKIN GNDP1	R1870	10K	1	2	5%	1/20W	MF	201		
16	PCH CLKIN GNDN1	R1871	10K	1	2	5%	1/20W	MF	201		

PAGE TITLE		SYNC DATE=06/02/2011	
PCH SATA/PCIe/CLK/LPC/SPI		DRAWING NUMBER:	051-9585
Apple Inc.		REVISION:	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE:	18 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET:	16 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J5 MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
PCH DMI/FDI/PM/Graphics			
Apple Inc.		DRAWING NUMBER	051-9585
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		PAGE	19 OF 132
		SHEET	17 OF 105



SYNC MASTER=J31 ANNE		SYNC DATE=06/02/2011	
PCH PCI/USB/TP/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	20 OF 132
		SHEET	18 OF 105

8

7

6

5

4

3

2

1

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C



C

B

B

A

A



SYNC MASTER=J31 ANNE		SYNC DATE=06/02/2011	
PCH GPIO/MISC/NCTF			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	21 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6


5

4


3


2


1




SYNC MASTER=J5 MLB		SYNC DATE=03/21/2011	
PCH POWER			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9585	D
		REVISION	
		3.0.0	
		PAGE	
		22 OF 132	
		SHEET	
		20 OF 105	



SYNC MASTER=J5 MLB		SYNC DATE=03/21/2011	
PCH GROUNDS			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	23 OF 132		SHEET
	21 OF 105		



SYNC MASTER=J5.MLB		SYNC DATE=05/26/2011	
PCH DECOUPLING			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
		PAGE	24 OF 132
		SHEET	22 OF 105
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			







CPU Micro2-XDP

PCH Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.







NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



PCH/XDP Signal Isolation Notes:

- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
- Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.


R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2500 and path to non-XDP signal destination.




1K series R on PCH Support Page

SYNC MASTER=J31 ANNE		SYNC DATE=06/09/2011	
PAGE TITLE		DRAWING NUMBER	
CPU & PCH XDP		051-9585	
Apple Inc.		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		25 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		23 OF 105	
IV ALL RIGHTS RESERVED			


GPIO Glitch Prevention




Ethernet WAKE# Isolation




PCH Reset Button





SDCONN_STATE_CHANGE



ENET_MEDIA_SENSE ISOLATION CIRCUIT




Platform Reset Connections




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
 VDDIO_25M_B: Ethernet power rail for XTAL circuit.
 VDDIO_25M_C: T29 power rail for XTAL circuit.
 NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.



PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PCH ME Disable Strap



SYNC MASTER=K92_MLB		SYNC DATE=07/06/2011	
PAGE TITLE			
Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	26 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	24 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST



TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721

USB XHCI/EHCI2 PORT MUX FOR EXT B



PCH PORT 9 (EHCI2)
 PCH PORT 1 (XHCI)

PULL-UP TO 3.3V SUS ON PCH PAGE, SEL PIN IS LEAKAGE-SAFE
 USB_EXTB_SEL_XHCI PCH GPIO60
 SEL=0 CHOOSE USB EHCI2 PORT
 SEL=1 CHOOSE USB XHCI PORT

SYNC MASTER=J31 LINDA		SYNC DATE=09/16/2011	
PAGE TITLE			
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	27 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$
 $MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$
 $MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
to	2	0	0	1	1	1	0	1
3	0	0	0	1	X	1	0	0
S3	4	0	0	1	1	X (*)	1	1
5	0	1	1	1	0	1	1	1
to	6	0	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



SYNC MASTER=K18_MLB SYNC DATE=04/27/2011

CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 28 OF 132 SHEET: 26 OF 105

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

Page Notes

Power aliases required by this page:


- PPIV5_S3_MEM_A
- PPIV5_S3_MEM_B
- PPIV5_S3_MEM_VTT_A
- PPIV5_S3_MEM_VTT_B
- PPIV5_S3_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- I2C_S0D1MMA_SCL
- I2C_S0D1MMA_SDA

SDM options provided by this page:

(NONE)



SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2011	
PAGE TITLE			
DDR3 SO-DIMM Connector A		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		29 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		27 OF 105	

	8	7	6	5	4	3	2	1
	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0					
	MEM_A_DQS_N<0>	MEM_A_DQS_P<0>	MEM_B_DQS_N<0>	MEM_B_DQS_P<0>				
	MEM_A_DQ<7>	MEM_A_DQ<6>	MEM_B_DQ<7>	MEM_B_DQ<6>				
	MEM_A_DQ<5>	MEM_A_DQ<4>	MEM_B_DQ<5>	MEM_B_DQ<4>				
	MEM_A_DQ<3>	MEM_A_DQ<2>	MEM_B_DQ<3>	MEM_B_DQ<2>				
	MEM_A_DQ<1>	MEM_A_DQ<0>	MEM_B_DQ<1>	MEM_B_DQ<0>				
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1					
	MEM_A_DQS_N<1>	MEM_A_DQS_P<1>	MEM_B_DQS_N<1>	MEM_B_DQS_P<1>				
	MEM_A_DQ<15>	MEM_A_DQ<14>	MEM_B_DQ<15>	MEM_B_DQ<14>				
	MEM_A_DQ<13>	MEM_A_DQ<12>	MEM_B_DQ<13>	MEM_B_DQ<12>				
	MEM_A_DQ<10>	MEM_A_DQ<9>	MEM_B_DQ<10>	MEM_B_DQ<9>				
	MEM_A_DQ<8>		MEM_B_DQ<8>					
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2					
	MEM_A_DQS_N<2>	MEM_A_DQS_P<2>	MEM_B_DQS_N<2>	MEM_B_DQS_P<2>				
	MEM_A_DQ<23>	MEM_A_DQ<22>	MEM_B_DQ<23>	MEM_B_DQ<22>				
	MEM_A_DQ<21>	MEM_A_DQ<20>	MEM_B_DQ<21>	MEM_B_DQ<20>				
	MEM_A_DQ<18>	MEM_A_DQ<17>	MEM_B_DQ<18>	MEM_B_DQ<17>				
	MEM_A_DQ<16>		MEM_B_DQ<16>					
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3					
	MEM_A_DQS_N<3>	MEM_A_DQS_P<3>	MEM_B_DQS_N<3>	MEM_B_DQS_P<3>				
	MEM_A_DQ<31>	MEM_A_DQ<30>	MEM_B_DQ<31>	MEM_B_DQ<30>				
	MEM_A_DQ<29>	MEM_A_DQ<28>	MEM_B_DQ<29>	MEM_B_DQ<28>				
	MEM_A_DQ<27>	MEM_A_DQ<26>	MEM_B_DQ<27>	MEM_B_DQ<26>				
	MEM_A_DQ<25>	MEM_A_DQ<24>	MEM_B_DQ<25>	MEM_B_DQ<24>				
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4					
	MEM_A_DQS_N<4>	MEM_A_DQS_P<4>	MEM_B_DQS_N<4>	MEM_B_DQS_P<4>				
	MEM_A_DQ<39>	MEM_A_DQ<38>	MEM_B_DQ<39>	MEM_B_DQ<38>				
	MEM_A_DQ<37>	MEM_A_DQ<36>	MEM_B_DQ<37>	MEM_B_DQ<36>				
	MEM_A_DQ<35>	MEM_A_DQ<34>	MEM_B_DQ<35>	MEM_B_DQ<34>				
	MEM_A_DQ<33>	MEM_A_DQ<32>	MEM_B_DQ<33>	MEM_B_DQ<32>				
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5					
	MEM_A_DQS_N<5>	MEM_A_DQS_P<5>	MEM_B_DQS_N<5>	MEM_B_DQS_P<5>				
	MEM_A_DQ<47>	MEM_A_DQ<46>	MEM_B_DQ<47>	MEM_B_DQ<46>				
	MEM_A_DQ<45>	MEM_A_DQ<44>	MEM_B_DQ<45>	MEM_B_DQ<44>				
	MEM_A_DQ<43>	MEM_A_DQ<42>	MEM_B_DQ<43>	MEM_B_DQ<42>				
	MEM_A_DQ<41>	MEM_A_DQ<40>	MEM_B_DQ<41>	MEM_B_DQ<40>				
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6					
	MEM_A_DQS_N<6>	MEM_A_DQS_P<6>	MEM_B_DQS_N<6>	MEM_B_DQS_P<6>				
	MEM_A_DQ<55>	MEM_A_DQ<54>	MEM_B_DQ<55>	MEM_B_DQ<54>				
	MEM_A_DQ<53>	MEM_A_DQ<52>	MEM_B_DQ<53>	MEM_B_DQ<52>				
	MEM_A_DQ<51>	MEM_A_DQ<50>	MEM_B_DQ<51>	MEM_B_DQ<50>				
	MEM_A_DQ<49>	MEM_A_DQ<48>	MEM_B_DQ<49>	MEM_B_DQ<48>				
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7					
	MEM_A_DQS_N<7>	MEM_A_DQS_P<7>	MEM_B_DQS_N<7>	MEM_B_DQS_P<7>				
	MEM_A_DQ<63>	MEM_A_DQ<62>	MEM_B_DQ<63>	MEM_B_DQ<62>				
	MEM_A_DQ<61>	MEM_A_DQ<60>	MEM_B_DQ<61>	MEM_B_DQ<60>				
	MEM_A_DQ<59>	MEM_A_DQ<58>	MEM_B_DQ<59>	MEM_B_DQ<58>				
	MEM_A_DQ<57>	MEM_A_DQ<56>	MEM_B_DQ<57>	MEM_B_DQ<56>				

SYMC_MATTERS32_030A
SYMC_DATE=05/10/2010

DDR3 Byte/Bit Swaps

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-9585	SIZE	D
REVISION	3.0.0		
PAGE	30	OF 132	
SHEET	28	OF 105	

Page Notes

Power aliases required by this page:
 ->PP1V5_S3_MEM_B
 ->PP1V5_S3_MEM_B
 ->PP0V75_S3_MEM_VTT_B
 ->PP0V75_S3_MEM_VTT_B
 ->PP0V75_S3_MEM_B (2.5 - 3.3V)
 Signal aliases required by this page:
 ->I2C_S0D3MEM_SCL
 ->I2C_S0D3MEM_SDA
 DIM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




"Expansion" (bottom) slot

SYNC MASTER=K92 SUMA SYNC DATE=06/23/2011
 PAGE TITLE: DDR3 SO-DIMM Connector B
 DRAWING NUMBER: 051-9585 SIZE: D
 REVISION: 3.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH	PAGE
31 OF 132	29 OF 105

SD Card Connector



516-0225
CRITICAL
J3300
SD-CARD-K19-K24
F-RT-TH


VSS
VSS
CLK
CMD
DAT0
DAT1
DAT2
CD/DAT3
DAT4
DAT5
DAT6
DAT7
CARD_DETECT_SW
CARD_DETECT_GND
WRITE_PROTECT_SW
VDD
SHLD_PIN
SHLD_PIN
SHLD_PIN
SHLD_PIN

SD Not Inserted, CARD_DETECT is OPEN.
CAESAR-IV Card Detect is programmable,
but a Silicon bug makes the active
high case unusable.

Place near attr for series resistors:
PLACE_NEAR=U3900.21:5MM
PLACE_NEAR=U3900.26:5MM
PLACE_NEAR=U3900.25:5MM
PLACE_NEAR=U3900.24:5MM
PLACE_NEAR=U3900.23:5MM
PLACE_NEAR=U3900.22:5MM
PLACE_NEAR=U3900.52:5MM
PLACE_NEAR=U3900.53:5MM
PLACE_NEAR=U3900.54:5MM
PLACE_NEAR=U3900.55:5MM


SD Detect & Reset Logic

SDCONN_DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
Converts SDCONN from active-low level signal to active-high pulses.



SD Card 3.3V Overcurrent Protection

TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SYNC MASTER=J31 YONAS		SYNC DATE=10/25/2011	
PAGE TITLE			
SD Card Connector			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		33 OF 132	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30 OF 105	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO_DAC - LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.



RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+6.0mA - -6.0mA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J31 ANNE SYNC DATE=06/09/2011

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D


REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

PAGE: 34 OF 132
 SHEET: 31 OF 105




SYNC MASTER=J30 MLB		SYNC DATE=11/11/2011	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=T29_REF SYNC DATE=06/14/2011
 PAGE TITLE
Thunderbolt Host (1 of 2)
 Apple Inc.
 DRAWING NUMBER: 051-9585 SIZE: D
 REVISION: 3.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 36 OF 132
 SHEET: 33 OF 105

NOTE: All unused LSEO/EO pairs should be aliased together. Other signals okay to float (TP/NC).



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=T29_REF		SYNC DATE=06/14/2011	
PAGE TITLE Thunderbolt Host (2 of 2)			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 37 OF 132	
		SHEET 34 OF 105	


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_S0_P3V3TBTFT (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTWRCTL
 - =PP1V05_S0_P1V05TBTFT (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST:Y - Stuffs 15V boost circuitry.


Thunderbolt 15V Boost Regulator




Supervisor & CLKREQ# Isolation



3.3V Thunderbolt Switch



1.05V Thunderbolt Switch



SYNC MASTER=T29_REF		SYNC DATE=06/22/2011	
Thunderbolt Power Support			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY. If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.

72 36 24 7 =PP3V3 ENET PHY
281mA (1000base-T max power, Caesar IV)


=PP1V2 ENET PHY 7
???mA (1000base-T, Caesar V)

D
C
B
A

D
C
B
A



PHY Non-Volatile Memory
ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.

No MS (Memory Stick) Insert feature needed. Control signal to light LED or control SD bus power. SR_DISABLE must be pulled down to use internal SR. IPD has a race condition.


SYNC MASTER=K91 ERIC		SYNC DATE=10/11/2011	
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		39 OF 132	
		SHEET	
		36 OF 105	

Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=K91 TRINHNI		SYNC DATE=05/26/2010	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 132
		SHEET	37 OF 105



SYNC MASTER=K18_MLB		SYNC DATE=04/27/2011	
PAGE TITLE			
FireWire LLC/PHY (FW643)			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	41 OF 132
		SHEET	38 OF 105
		SIZE	D


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (FW VP FET Input)
 - =PPBUS_FW_FET (FW VP FET Output)
 - =PP3V3_FW_P3V3FWFET (3.3V FET Input)
 - =PP3V3_FW_FET (3.3V FET Output)
 - =PP3V3_FW_FPHY (PHY 3.3V Power)
 - =PP3V3_S0_FWLATEVG
 - =PP3V3_S0_FWPWRCTL
 - =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
 - =PP1V05_FW_P1V0FWFET (1.0V FET Input)
 - =PP1V0_FW_FET_R (1.0V FET Output)
 - =PP1V0_FW_FPHY (PHY 1.0V)


Signal aliases required by this page:
 - =FW_CLKREQ_L
 - =FW_PME_L

BOM options provided by this page:
 (NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
 Host can detect as load on TPBIAS signal.
 Current source only active when FW_PWR_EN is low.




FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.




Dual-purpose output:
 1) 5K Pull-down Detect when FW_PWR_EN is low.
 2) FW643 WAKE# (PME#) when PHY is powered.
 Pull-up provided on another page.

3.3V FW Switch



1.0V FW Switch



SYNC MASTER=K91_MLB SYNC DATE=06/17/2011

Page Title: FireWire Port & PHY Power

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: 42 OF 132

SHEET: 39 OF 105

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PPVP_FW_PHY_CPS_FET (From Port)
 - =PPVP_FW_PHY_CPS (To PHY)
 - =PP3V3_FW_FWPHY
 - =PP3V3_S0_FWLATEVG

Signal aliases required by this page:
 - =FW_PHY_DS0
 - =FW_PHY_DS1
 - =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
 FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
 (All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
 - Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY



Cable Power

CRITICAL
 L4310
 FERR-250-OHM


Note: Trace PPVP_FW_PORT1 must handle up to 5A




SYNC MASTER=T27_REF		SYNC DATE=06/10/2011	
PAGE TITLE			
FireWire Connector		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	43 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ODD Power Control

Note: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




SATA ODD Connector



SATA OOB Comparator

Notes: OOB2R was OOB_TEMP, from SSD, to SMC. OOB2D was TEMP_CTL, from SMC, to SSD.

SATA HDD Connector (Gen3)



SATA Redriver

Internally PD -150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9

C4518 & C4517 Placement Note:
It is critical that these two should be near to U1800 pin AM1 and AM3.

SYNCH MASTER=J31 YONAS SYNC DATE=11/17/2011

SATA Redriver/Conn, IR, SIL

Apple Inc.


DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 45 OF 132
SHEET: 41 OF 105

USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

USB Port A (Front Port)




Mojo SMC Debug Mux



SYNC MASTER=J31 LINDA		SYNC DATE=09/21/2011	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		42 OF 105	
IV ALL RIGHTS RESERVED			


USB Port B (Back Port)




NOTE: Swapped pin4 and 5, pin6 and 7 for layout.

SYNC MASTER=J30_MLB		SYNC DATE=08/04/2011	
External B USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		47 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 105	
IV ALL RIGHTS RESERVED			

IR SUPPORT



SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE: Front Flex Support			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 48 OF 132	
		SHEET: 44 OF 105	




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J31 YONAS		SYNC DATE=12/19/2011	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		45 OF 105	
IV ALL RIGHTS RESERVED			

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




Note:
ADC10 and ADC11 are share with comparators on Stack Board.


SMC Crystal Circuit




S4 HPD SMC Wake Source



System (Sleep) LED Circuit




BATLOW# Isolation




- SMC ADC0 = SMC CPU_VSENSE
- SMC ADC1 = SMC CPU_ISENSE
- SMC ADC2 = SMC GPU_HI_ISENSE
- SMC ADC3 = SMC DCIN_VSENSE
- SMC ADC4 = SMC DCIN_ISENSE
- SMC ADC5 = SMC FBUS_VSENSE
- SMC ADC6 = SMC_HDD_ISENSE
- SMC ADC7 = SMC_BMON_ISENSE
- SMC ADC8 = SMC_CPU_HI_ISENSE
- SMC ADC9 = SMC_OTHER_HI_ISENSE
- SMC ADC10 = SMC_MEM_ISENSE
- SMC ADC11 = SMC_CPUVCCIO_ISENSE
- SMC ADC12 = SMC_AXG_VSENSE
- SMC ADC13 = SMC_CPUVCCSA_ISENSE
- SMC ADC14 = SMC_GPU_VSENSE
- SMC ADC15 = SMC_GPU_ISENSE
- SMC ADC16 = SMC_GPU_FB_VSENSE
- SMC ADC17 = SMC_CPUVCCSA_VSENSE
- SMC ADC18 = SMC_AXG_ISENSE
- SMC ADC19 = SMC_GPU_FB_ISENSE
- SMC ADC20 = SMC_GPU_LV05_ISENSE
- SMC ADC21 = SMC_PCH_ISENSE
- SMC ADC22 = SMC_AIRPORT_ISENSE
- SMC ADC23 = SMC_CPIMEM_ISENSE_R
- ENET_ASF_GPIO = NC_ENET_ASF_GPIO
- SMC_MPM5_LED_PWR = NC_SMC_MPM5_LED_PWR
- SMC_MPM5_LED_CHG = NC_SMC_MPM5_LED_CHG
- SMC_SCI_L = SMC_WAKE_SCI_L
- SMC_T25_EN_L = NC_SMC_T25_EN_L
- SYS_TDM_ONEWIRE = NC_SYS_TDM_ONEWIRE
- SMC_OOB1_RX_L = SMC_SSD_OOBD2R_L
- SMC_OOB1_TX_L = SMC_SSD_OOBR2D_L
- CHGR_ACOK = SMC_BC_ACOK
- HISIDE_ISENSE_OC = NC_HISIDE_ISENSE_OC
- SMBUS_SMC_4_ASF_SCL = NC_SMBUS_SMC_4_ASF_SCL
- SMBUS_SMC_4_ASF_SDA = NC_SMBUS_SMC_4_ASF_SDA
- BDV_BKL_PWM = SMC_BDV_BKL_PWM
- SMC_PME_S4_DARK_L = SMC_PCHM_STATE_CHANGE_SMC
- PM_CLK32K_SUSCLK_R = SMC_CLK32K

SMC12 PECI Support




SMC12 SPI Support

Series resistors are not stuffed until the topology of 2 SPI Masters are verified.



SMC12 Eng Pkg Support

Eng Package requires 1.2V ON SMC_ADC23 pin.




- SMC_ONOFF_L = R5070 10K
- G3_POWERON_L = R5072 10K
- SMC_LID = R5071 100K
- SMC_TX_L = R5073 10K
- SMC_RX_L = R5074 100K
- SMC_DEBUGPRT_TX_L = R5075 10K
- SMC_DEBUGPRT_RX_L = R5076 100K
- SMC_TMS = R5077 10K
- SMC_TDO = R5078 10K
- SMC_TDI = R5079 10K
- SMC_TCK = R5080 10K
- SMC_BIL_BUTTON_L = R5081 10K
- SMC_BC_ACOK = R5087 470K
- SMC_S5_PWRGD_VIN = R5092 100K
- MEM_EVENT_L = R5014 10K
- CPU_THRMTRIP_3V3 = R5017 100K
- SMC_ROMBOOT = R5085 10K
- SMC_ADAPTER_EN = R5086 10K
- SMC_THRMTRIP = R5088 10K
- SMC_S4_WAKESRC_EN = R5090 100K
- SMC_DELAYED_PWRGD = R5091 100K
- SMC_PM_G2_EN = R5093 100K
- WIFI_EVENT_L = R5089 10K

SYNC MASTER=J31 YONAS		SYNC DATE=01/19/2012	
SMC Support			
Apple Inc.		DRAWING NUMBER 051-9585	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 3.0.0	BRANCH
		PAGE 50 OF 132	SHEET 46 OF 105

D

D


LPC+SPI Connector



C

C

SPI Bus Series Termination




B

B










A

A

SYNC MASTER=J5 MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
LPC+SPI Debug Connector			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
51 OF 132		47 OF 105	



PAGE TITLE		DRAWING NUMBER		SIZE
SMBus Connections		051-9585		D
Apple Inc.		REVISION		3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		52 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		48 OF 105
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				




SMLink 1 is slave port to access PCH & CPU via PECl.


GPU Core Load Side Current Sense (IG0C)

Gain: 130.2x, EDP: 25 A
 Rsense: 0.001 (R8940)
 V across Rsense: 25 mV
 Gain needed: 132.0x

Gain Number needs Updating!




PBUS Voltage Sense & Enable (VP0R)




CPU VCCIO 1.05V Load Side Current Sense (IC1C)

Gain: 161.5x, EDP: 20 A
 Rsense: 0.001 (R7640)
 V across Rsense: 20 mV
 Gain needed: 165x




DC-In Voltage Sense & Enable (VD0R)




CPU VCCSA Load Side Current Sense (IC2C)


Gain: 549x, EDP: 6A
 Rsense: 0.001 (R7140)
 V across Rsense: 6mV
 Gain needed: 550x



CPU Core Voltage Sense (VC0C)




CPU VCCSA Voltage Sense (VC2C)




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,100K,201	C5358,C5327,C5367		LOADISNS:NO

DDR 1.5V S3 (Memory) Current Sense (IM0C)


Gain: 200x, EDP: 9A
 Rsense: 0.001 (R5370)
 V across Rsense: 9 mV
 Gain needed: 336.7x



AXG Core Voltage Sense (VN0C)



GPU Core Voltage Sense (VG0C)



SYNC MASTER=J31 YONAS SYNC DATE=01/19/2012

Power Sensors: Load Side

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D


REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 53 OF 132 SHEET: 49 OF 105


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 22.8 A
 Rsense: 0.003 (R5400)
 V across Rsense: 68.4 mV
 Gain needed: 48.25x




GPU High Side Current Sense (IG0R)

Gain: 200x, EDP: 5.2 A (Kepler)
 Rsense: 0.003 (R5410)
 V across Rsense: 15.6 mV
 Gain needed: 211.54x (Kepler)




OTHER High Side Current Sense (IO0R)

Gain: 50x, EDP: 10.3 A
 Rsense: 0.005 (R5430)
 V across Rsense: 51.5 mV
 Gain needed: 64.1x




Charger (BMON Prod) Current Sense (IPBR)

Charger Gain: 36x
 Rsense: 0.010 (R7050)
 Max Measured I: 9.2 A




DC-In (AMON) Current Sense (ID0R)

Charger Gain: 20x
 Rsense: 0.020 (R7020)
 Max Measured I: 8.3 A




CPU Core Load Side Current Sense (IC0C)

Gain: 136.1x, EDP: 97 A
 Rsense: 3x of 0.00075 (R7510, R7520, R7530), Rsum: 0.00025.
 V across Rsense: 24.25 mV
 Gain needed: 136.1x



AXG Core Load Side Current Sense (IN0C)

Gain: 185.5x, EDP: 46 A
 Rsense: 2x of 0.00075 (R7550, R7560), Rsum: 0.000375.
 V across Rsense: 17.25 mV
 Gain needed: 191.3x



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780008	2	RES.100K,201	C5451,C5461		LOADISNS:NO

SYNC MASTER=J31 YONAS SYNC DATE=10/25/2011

Power Sensors: High Side, CPU, AXG

Apple Inc.


DRAWING NUMBER: 051-9585
 REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 54 OF 132
 SHEET: 50 OF 105


Thermal Sensor A:
GPU Proximity, GPU Die, Left Heat Pipe, Right Fin Stack

I2C Write: 0x98, I2C Read: 0x99




Thermal Sensor B:
CPU Proximity, Memory Proximity, T29/PCH Proximity, LVDS Proximity (Airflow)


I2C Write: 0x98, I2C Read: 0x99



Thermal Sensor: T29 Die




SYNC MASTER=J31 YONAS		SYNC DATE=09/08/2011	
PAGE TITLE: Thermal Sensors			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 55 OF 132	
		SHEET: 51 OF 105	



SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE: Fan Connectors			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
PAGE: 56 OF 132		SHEET: 52 OF 105	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).




TPAD Buttons Disable




SYNC_MASTER=J30 MLB		SYNC_DATE=06/10/2011	
PAGE TITLE			
WELLSPRING 1			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	57 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	53 OF 105
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX
PIN 18 IS NC ON Z2 FLEX

Keyboard Backlight Driver & Detection



Keyboard Backlight Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35383085	1	FF18-4A-R11AD-B-3H	U5850	CRITICAL	

SYNC MASTER=J31 LINDA SYNC DATE=07/01/2011


WELLSPRING 2

Apple Inc.


DRAWING NUMBER: 051-9585
REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 58 OF 132
SHEET: 54 OF 105



SYNC MASTER=J31 YONAS		SYNC DATE=08/11/2011	
Digital Accelerometer			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		59 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		55 OF 105	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K91 BEN		SYNC DATE=06/08/2010	
PAGE TITLE SPI ROM			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 61 OF 132	
		SHEET 56 OF 105	




4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2234

NOTES ON CODEC usage

Hpamp of Codec enabled
 DAC1 FSOUTPUT= 1.34VRMS
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS
 DAC2/3 FSOUTPUTSE= 1.34VRMS




SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=131 AUDIO		SYNC DATE=10/26/2011	
AUDIO: LINE INPUT FILTER			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 132
		SHEET	58 OF 105
		SIZE	D

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY

APN: 353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6400	READ	0111	0111	0x77
CHS	U6400	WRITE	0111	0110	0x76

SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: DETECT/MIC BIAS			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		64 OF 132	
SHEET		59 OF 105	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



8

7

6

5

4

3

2

1

8

7

6

5

4




3

2

1

3X MONO SPEAKER AMPLIFIERS (SSM2375)
 APN: 353S2958 as of July 2011
 GAIN = +3 DB Rin=80k irrespective of gain
 1ST ORDER FC (L&R) = ~737 HZ
 1ST ORDER FC (SUB) = ~90 HZ

Gain Pin	Gain dB
Connect to VDD	6
Connect to VDD through 47k	12
Not connected	3
Connect to GND through 47k	9
Connect to GND	0



SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 105	
IV ALL RIGHTS RESERVED			

8

7

6

5



4

3



2

1

AUDIO JACK 1 LO/HP JACK, SPDIF TX



AUDIO JACK 2 LINE IN JACK, SPDIF RX



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: JACKS			
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	67 OF 132
		SHEET	62 OF 105
		SIZE	D

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	NA	OX09 (Jack Detect A)
SATELLITES	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (3)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (Jack detect B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	OX05 (5)	OX0C (12,C)	N/A	OX0C (Jack detect C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
BUILT-IN MIC	OX06 (6)	OX0D (13)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3




EXTRACTION NOTIFICATION
Voltage level shifting from 5V to 3.3V

PORT B LEFT (HEADSET MIC)

I2C addresses: Mikey uses SMBus 0

MIKEY U6880 READ 0111 0011 0x73
MIKEY U6880 WRITE 0111 0010 0x72



SYNC MASTER=J31 AUDIO SYNC DATE=10/26/2011


AUDIO: JACK TRANSLATORS

Apple Inc.

DRAWING NUMBER	051-9585	SIZE	D
REVISION	3.0.0	BRANCH	
PAGE	68 OF 132	SHEET	63 OF 105


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

MagSafe DC Power Jack





The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

1-Wire OverVoltage Protection




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




BATTERY CONNECTOR

SYNC MASTER=J31 JACK		SYNC DATE=09/02/2011	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	64 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J31 JACK		SYNC DATE=11/14/2011	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
70 OF 132		65 OF 105	



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

SYNC MASTER=J31 JACK SYNC DATE=09/14/2011

System Agent Supply

Apple Inc.


051-9585


3.0.0


71 OF 132

66 OF 105


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




SYNC MASTER=J31 JACK		SYNC DATE=11/09/2011	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH	PAGE	72 OF 132	SHEET
			67 OF 105



SYMC_WATERS-111_120X		SYMC_DATE=07/07/2015	
PAGE TITLE			
1.5V DDR3 Supply			
	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			73 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			68 OF 105
IV ALL RIGHTS RESERVED			




SYMC_WATERS-111_0000		SYMC_DATE=11/11/2011	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
DRAWING NUMBER		051-9585	SIZE D
REVISION		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		74 OF 132	
SHEET		69 OF 105	



SYMC PARTS LIST - CHECK
PAGE TITLE
SYMC DATE: 11/17/2011

CPU IMV7 & AXG VCore Output		DRAWING NUMBER	051-9585	SIZE	D
Apple Inc.		REVISION	3.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	75 OF 132		
		SHEET	70 OF 105		


CPU VCCIO REGULATOR




$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 27.54A$
 $V_{out} = 0.5V * (1 + R_a / R_b)$

SYMC_WATERS-111_120K		SYMC_DATE=09/19/2011	
PAGE TITLE			
CPU VCCIO (1V0R1V05 S0) POWER SUPPLY			
DRAWING NUMBER		SIZE	
051-9585		D	
REVISION		BRANCH	
3.0.0		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		76 OF 132	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71 OF 105	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


1.8V S0 Regulator



1.5V S0 Regulator




1.2V S0 (GMUX) Regulator




1.05V SUS LDO


Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.



CAESAR IV 1.2V INT.VR CMPTS



SYNC MASTER=J31 JACK		SYNC DATE=06/10/2011	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		77 OF 132	
IV ALL RIGHTS RESERVED		SHEET	
		72 OF 105	



3.3V S4 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

1.8V GPU FET

MOSFET	NCP4543
CHANNEL	N-TYPE
RDS(ON)	18 mOhm @4.5V
LOADING	2.4A (EDP)

5V_SUS FET inuot filter

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V SUS FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 GPU FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

3.3V S0 FET

SWITCH	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	8 A (EDP)

Power FETs

Apple Inc.

051-9585 D

3.0.0


78 OF 132

73 OF 105

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

U7880 default Turn on delay EN--> on is 200-650us.


S5 Rail Enables & PGOOD




CPUVCORE ENABLE



S0 Rail PGOOD (BJT Version)




S0 Rail PGOOD Circuitry (ISL Version in development)




State	SMC_PM_Q2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0


3.3V/5.0V Sus ENABLE




3.3V SUS Detect




3.3V/5.0V S4 ENABLE




CHGR VFRQ Generation




S0 ENABLE



ENET Enable Generation



3.3V, 5V S3 ENABLE



SYNC MASTER=J31 MARY SYNC DATE=06/06/2011

Power Control 1/ENABLE

Apple Inc.

DRAWING NUMBER: 051-9585
 REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

79 OF 132
 74 OF 105

Page Notes

Power aliases required by this page:
 - PP3V3_GPU_VDD33


Signal aliases required by this page:
 (NONE)

DOM options provided by this page:
 (NONE)

93 8	PEX R2D C P<0>	C8020	0.22UF	1	2	PEX R2D P<0>	6 75 92 93
93 8	PEX R2D C N<0>	C8021	0.22UF	1	2	PEX R2D N<0>	6 75 92 93
93 8	PEX R2D C P<1>	C8022	0.22UF	1	2	PEX R2D P<1>	6 75 93
93 8	PEX R2D C N<1>	C8023	0.22UF	1	2	PEX R2D N<1>	6 75 93
93 8	PEX R2D C P<2>	C8024	0.22UF	1	2	PEX R2D P<2>	6 75 93
93 8	PEX R2D C N<2>	C8025	0.22UF	1	2	PEX R2D N<2>	6 75 93
93 8	PEX R2D C P<3>	C8026	0.22UF	1	2	PEX R2D P<3>	6 75 92 93
93 8	PEX R2D C N<3>	C8027	0.22UF	1	2	PEX R2D N<3>	6 75 92 93
93 8	PEX R2D C P<4>	C8028	0.22UF	1	2	PEX R2D P<4>	6 75 93
93 8	PEX R2D C N<4>	C8029	0.22UF	1	2	PEX R2D N<4>	6 75 93
93 8	PEX R2D C P<5>	C8030	0.22UF	1	2	PEX R2D P<5>	6 75 92 93
93 8	PEX R2D C N<5>	C8031	0.22UF	1	2	PEX R2D N<5>	6 75 92 93
93 8	PEX R2D C P<6>	C8032	0.22UF	1	2	PEX R2D P<6>	6 75 93
93 8	PEX R2D C N<6>	C8033	0.22UF	1	2	PEX R2D N<6>	6 75 93
93 8	PEX R2D C P<7>	C8034	0.22UF	1	2	PEX R2D P<7>	6 75 92 93
93 8	PEX R2D C N<7>	C8035	0.22UF	1	2	PEX R2D N<7>	6 75 92 93

Note: Removed GND voids from AC caps for layout (J31).

93 75 6	PEG D2R C P<0>	C8055	0.22UF	1	2	PEG D2R P<0>	6 93
93 75 6	PEG D2R C N<0>	C8056	0.22UF	1	2	PEG D2R N<0>	6 93
93 75 6	PEG D2R C P<1>	C8057	0.22UF	1	2	PEG D2R P<1>	6 93
93 75 6	PEG D2R C N<1>	C8058	0.22UF	1	2	PEG D2R N<1>	6 93
93 75 6	PEG D2R C P<2>	C8059	0.22UF	1	2	PEG D2R P<2>	6 93
93 75 6	PEG D2R C N<2>	C8060	0.22UF	1	2	PEG D2R N<2>	6 93
93 75 6	PEG D2R C P<3>	C8061	0.22UF	1	2	PEG D2R P<3>	6 93
93 75 6	PEG D2R C N<3>	C8062	0.22UF	1	2	PEG D2R N<3>	6 93
93 75 6	PEG D2R C P<4>	C8063	0.22UF	1	2	PEG D2R P<4>	6 93
93 75 6	PEG D2R C N<4>	C8064	0.22UF	1	2	PEG D2R N<4>	6 93
93 75 6	PEG D2R C P<5>	C8065	0.22UF	1	2	PEG D2R P<5>	6 93
93 75 6	PEG D2R C N<5>	C8066	0.22UF	1	2	PEG D2R N<5>	6 93
93 75 6	PEG D2R C P<6>	C8067	0.22UF	1	2	PEG D2R P<6>	6 93
93 75 6	PEG D2R C N<6>	C8068	0.22UF	1	2	PEG D2R N<6>	6 93
93 75 6	PEG D2R C P<7>	C8069	0.22UF	1	2	PEG D2R P<7>	6 93
93 75 6	PEG D2R C N<7>	C8070	0.22UF	1	2	PEG D2R N<7>	6 93



SYNC MASTER=J31 SREE SYNC DATE=10/25/2011

KEPLER PCI-E

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0




NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 80 OF 132
 SHEET: 75 OF 105

Power aliases required by this page:
 - ppvcore_gpu
 - ppvcore_fbpmg

Signal aliases required by this page:
 (None)

Non options provided by this page:
 (None)




SYMC MASTER-CD, MGR_2P		SYMC_DATE=01/16/2012	
PAGE TITLE			
KEPLER CORE/FB POWER			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	81 OF 132		SHEET
			76 OF 105

Power aliases required by this page:
 - PPIV35_GPU_S0_FB
 - PPIV05_GPU_PEX_I0VDD



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



SYNC MASTER=J31 SREE SYNC DATE=10/25/2011
 PAGE TITLE: KEPLER FRAME BUFFER I/F
 DRAWING NUMBER: 051-9585
 REVISION: 3.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH	
PAGE	82 OF 132
SHEET	77 OF 105


















SYMC PARTS=111_100X		SYMC DATE=11/16/2011	
PAGE TITLE			
1V05 GPU / 1V35 FB POWER SUPPLY			
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
	PAGE	83 OF 132	
	SHEET	78 OF 105	

Page Notes

Power aliases required by this page:
 -PPIV35_GPU_FBVDD0

Signal aliases required by this page:
 (NONE)

SDM options provided by this page:



SYNC MASTER=I31 SREE SYNC DATE=10/25/2011

Apple Inc.

GDDR5 Frame Buffer A

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED












PAGE: 84 OF 132 SHEET: 79 OF 105

Page Notes

Power aliases required by this page:
 -PPIV35_GPU_FBVDD0

Signal aliases required by this page:
 (NONE)

SNM options provided by this page:
 (NONE)



SYNC MASTER=I31 SREE SYNC DATE=10/25/2011
 PAGE 11/11


GDDR5 Frame Buffer B

Apple Inc.

DRAWING NUMBER: 051-9585
 REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: 85 OF 132
 SHEET: 80 OF 105



Page Notes

Power aliases required by this page:
 - PPIV05_GPU_IPPAB_IOVDD - PPIV05_GPU_IPPAB_IOVDD
 - PPIV05_GPU_IPPAB_PL2VDD - PPIV05_GPU_IPPAB_PL2VDD
 - PPIV05_GPU_IPPAB_PL3VDD - PPIV05_GPU_IPPAB_PL3VDD
 - PPIV05_GPU_IPPAB_PL4VDD - PPIV05_GPU_IPPAB_PL4VDD
 - PPIV05_GPU_IPPAB_PL5VDD - PPIV05_GPU_IPPAB_PL5VDD
 - PPIV05_GPU_IPPAB_PL6VDD - PPIV05_GPU_IPPAB_PL6VDD

Signal aliases required by this page:
 NONE



SIW options provided by this page:
 NONE

81 GPU_ROM_CS_L = NC GPU_ROM_CS_L
 MAKE_BASE=TRUE
 81 PPIV05_GPU_SP_PLLVDD = PPIV05_GPU_VID_PLLVDD 81
 MAKE_BASE=TRUE

OMIT TABLE

U8000 NV-GK107 (6 OF 10)

GPIO0	P6	GPU GPIO 0	81
GPIO1	M3	GPU GPIO 1	81
GPIO2	L6	GPU GPIO 2	81
GPIO3	P5	GPU GPIO 3	81
GPIO4	P7	GPU GPIO 4	81
GPIO5	L7	GPU GPIO 5	81
GPIO6	M7	GPU GPIO 6	81
GPIO7	M8	GPU GPIO 7	81
GPIO8	M1	GPU GPIO 8	81
GPIO9	M2	GPU GPIO 9	81
GPIO10	L1	GPU GPIO 10	81
GPIO11	M5	GPU GPIO 11	81
GPIO12	M3	GPU GPIO 12	81
GPIO13	M4	GPU GPIO 13	81
GPIO14	M4	GPU GPIO 14	81
GPIO15	P2	GPU GPIO 15	81
GPIO16	R8	GPU GPIO 16	81
GPIO17	M6	GPU GPIO 17	81
GPIO18	R1	GPU GPIO 18	81
GPIO19	P3	GPU GPIO 19	81
GPIO20	P4	GPU GPIO 20	81
GPIO21	P1	GPU GPIO 21	81
JTAG_TCK	AM10	GPU JTAG TCK	81
JTAG_TDI	AM11	GPU JTAG TDI	81
JTAG_TDO	AP12	GPU JTAG TDO	81
JTAG_TMS	AP11	GPU JTAG TMS	81
JTAG_TRST	AN11	GPU JTAG TRST L	81
THERMDP	R3	GPU TDI09E P	81 101
THERMDN	R4	GPU TDI09E N	81 101



KEPLER LVDS/DP/GPIO

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D


REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 86 OF 132
 SHEET: 81 OF 105

Native Func	GPIOs
81 GPU_GPIO_0	GPXIMVP_VID<4> MAKE_BASE=TRUE
81 GPU_GPIO_1	GPXIMVP_VID<3> MAKE_BASE=TRUE
81 GPU_GPIO_2	GPXIMVP_PSI_R_L MAKE_BASE=TRUE
81 GPU_GPIO_3	EQ_LCD_PWR_EN MAKE_BASE=TRUE
81 GPU_GPIO_4	EQ_BKLT_EN MAKE_BASE=TRUE
81 GPU_GPIO_5	GPXIMVP_VID<1> MAKE_BASE=TRUE
81 GPU_GPIO_6	GPXIMVP_VID<2> MAKE_BASE=TRUE
81 GPU_GPIO_7	NC_GPU_GPIO_7 MAKE_BASE=TRUE NO_TEST=TRUE
81 GPU_GPIO_8	SMC GFX OVERTEMP R_L MAKE_BASE=TRUE
81 GPU_GPIO_9	SMC GFX THROTTLE R_L MAKE_BASE=TRUE
81 GPU_GPIO_10	GPU_ALT_VREF MAKE_BASE=TRUE
81 GPU_GPIO_11	GPXIMVP_VID<0> MAKE_BASE=TRUE
81 GPU_GPIO_12	NC_GPU_GPIO_12 MAKE_BASE=TRUE
81 GPU_GPIO_13	GPXIMVP_VID<5> MAKE_BASE=TRUE


Native Func	GPIOs
81 GPU_GPIO_14	DP_CA_DET_RQ MAKE_BASE=TRUE
81 GPU_GPIO_15	NC_GPU_GPIO_15 MAKE_BASE=TRUE
81 GPU_GPIO_16	FBVDD_ALTV0 MAKE_BASE=TRUE
81 GPU_GPIO_17	DP_EQ_HPD MAKE_BASE=TRUE IFPFC
81 GPU_GPIO_18	DP_TBTSENK0_HPD_RQ MAKE_BASE=TRUE IFPPD
81 GPU_GPIO_19	DP_TBTSENK1_HPD_RQ MAKE_BASE=TRUE IFPPE
81 GPU_GPIO_20	NC_GPU_GPIO_20_RSVD MAKE_BASE=TRUE NO_TEST=TRUE
81 GPU_GPIO_21	NC_GPU_GPIO_21_RSVD MAKE_BASE=TRUE NO_TEST=TRUE




STRAP NOTES:
 CURRENTLY STUFFED FOR GK107-GTX (R8705)
 STUFF R8711 = 5KOHM FOR HYNIX 1GB - M die
 STUFF R8711 = 10KOHM FOR SAMSUNG 1GB
 STUFF R8711 = 15KOHM FOR HYNIX 512MB
 STUFF R8711 = 20KOHM FOR SAMSUNG 512MB
 STUFF R8711 = 24.9KOHM FOR HYNIX 1GB - A die

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	Strap values
11880019	1	RES, 10.2KOHM, 0201	R8711	CRITICAL	FB_1G_SAMSUNG	0x01
11880414	1	RES, 5.1KOHM, 0201	R8711	CRITICAL	FB_1G_HYNIX_M_DIE	0x00
11880105	1	RES, 15KOHM, 0201	R8711	CRITICAL	FB_512_HYNIX	0x02
11880175	1	RES, 20KOHM, 0201	R8711	CRITICAL	FB_512_SAMSUNG	0x03
11880230	1	RES, 24.9KOHM, 0201	R8711	CRITICAL	FB_1G_HYNIX_A_DIE	0x04


CONFIG STRAPS - MLPS




GPU overtemp masking




TBT HPD isolation



GPU internal Temp isolation



GPU XTAL 27 MHz










SYNC MASTER=J31 SREE		SYNC DATE=11/16/2011	
KEPLER GPIOs, CLK & STRAPS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9585	D
		REVISION	3.0.0
		PAGE	87 OF 132
		SHEET	82 OF 105


Power aliases required by this page:
 - PP3V3_GPU_VDD33
 - PP1V05_GPU_PEX_IOVDD
 - PP1V05_GPU_PEX_PLLVDD

Signal aliases required by this page:
 (NONE)

SNM options provided by this page:
 (NONE)



SYNC MASTER=J31 SREE		SYNC DATE=10/31/2011	
PAGE TITLE: KEPLER PEX PWR/GNDS			
Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	88 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	83 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Stuff option for GPIO control

- R8981 = PSI Control
- R8982 = VID6 control (old connection)
- R8982 = DPSLP Control

R8971 AND R8974 CANNOT BE STUFFED AT THE SAME TIME


SYMC PARTSHEET MFG 22		SYMC DATE: 01/18/2015	
PAGE TITLE: GFX IMVP VCore Regulator			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 89 OF 132		SHEET: 84 OF 105	




SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
LVDS Display Connector			
		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 132
		SHEET	85 OF 105

LVDS Transmitter Termination


All emulated LVDS outputs require this termination




DP AUX, DDC, & HPD muxing to IG/EG



LVDS DDC MUX



SYNC MASTER=K92_MLB		SYNC DATE=11/21/2011	
PAGE TITLE			
Muxed Graphics Support		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		92 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		86 OF 105	



TBT signals are P/N-swapped after AC caps to improve layout.

DP A Super-Driver

PS8301 I2C Addresses:
 A1 A0 Addr (W/R)
 0 0 0x96/0x97
 0 1 0xB6/0xB7
 1 0 0x94/0x95
 1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

R9319 value depends on layout. 4.99K is vendor recommendation.

PS8301 has internal -150K pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

Port A MCU

See Bill C. for layout-specific guidelines for =DP_A_BIAS.


IC supports input high while Vcc = 0V.

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

SYNC MASTER=J31 WILL PAGE TITLE Thunderbolt MUXing A		DRAWING NUMBER 051-9585	SIZE D
Apple Inc.		REVISION 3.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
PAGE 93 OF 132		SHEET 87 OF 105	

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0464	1	RES,MTL FILM,1/16W,384K,1.0402,SMD,LF	R9410		TBTHV:P12V
114S0368	1	RES,MTL FILM,1/16W,36.5K,1.0402,SMD,LF	R9411		TBTHV:P12V

	Nominal	Min	Max
IHV30	1120mA	1090mA	1170mA (12W minimum)
IHV33	125mA	124mA	126mA (1W minimum)



Thunderbolt Connector A


SYNC MASTER=T29_REF SYNC DATE=06/14/2011
PAGE TITLE

Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D
REVISION: 3.0.0
BRANCH:
PAGE: 94 OF 132
SHEET: 88 OF 105


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

THERE IS A SENSE RESISTOR BETWEEN PPSBUS_SW_LCDBKLT_PWR AND PPSBUS_SW_BKL ON THE SENSOR PAGE

*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9717, R9718, R9719		BKLT:ENG
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=J31 KIRAN SYNC DATE=03/21/2011

PAGE TITLE: LCD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-9585 SIZE: D

REVISION: 3.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 97 OF 132 SHEET: 90 OF 105

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

PCH VCCIO (1.05V S0) REGULATOR



PAGE TITLE		PAGE TITLE	
PCH VCCIO (1.05V) POWER SUPPLY		PCH VCCIO (1.05V) POWER SUPPLY	
	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	
PAGE		PAGE	
98 OF 132		98 OF 132	
SHEET		SHEET	
91 OF 105		91 OF 105	

8

7

6

5

4


3

2


1

GPU Rail Sequencing


SEPLER GPU REQUIRES RAILS TO COME UP IN THE FOLLOWING ORDER:
 1) GPU_3_PV
 2) IFPX IOWD - 1.8V
 3) GPUVCORE
 4) PWR0Q/ODDS 1.35V
 5) PWRV0/Q OR IFPX IOWD - 1.05V




PCH S0 PWRGD




Unused PGOOD signal



EXT GPU PWRGD Pullup



PCI-E TEST STRUCTURES (FOR LAB USE)



SYNC MASTER=J31 SREE		SYNC DATE=09/19/2011	
PAGE TITLE Power Sequencing EG/PCH S0			
DRAWING NUMBER 051-9585		SIZE D	
REVISION 3.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 99 OF 132		SHEET 92 OF 105	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_DATA	MEM_*	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DQS	MEM_*	*	MEM_DQS2MEM
MEM_*	*	*	MEM_2OTHER

DDR3:
 DQ/DM signals should be matched within 0.508mm of associated DQS pair.
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
 CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.
 SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_37D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CMT1	MEM_37S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CMT1	MEM_37S	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CMT1	MEM_37S	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>
MEM_B_CLK	MEM_37D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CMT1	MEM_37S	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CMT1	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CMT1	MEM_37S	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SYNC MASTER=K91_MLB SYNC DATE=06/25/2011
 PAGE TITLE
Memory Constraints
 Apple Inc.
 DRAWING NUMBER: 051-9585 SIZE: D
 REVISION: 3.0.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH:
 PAGE: 101 OF 132
 SHEET: 94 OF 105

8

7

6

5

4

3

2

1

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50E	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	+3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_OR	*	+3X_DIELECTRIC	?

SOURCE: Attila Farkas Email - 8/2/10

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_M01	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENET_RESET_L	ENET_50E	ENET_3X	ENET_RESET_L
ENET_M01	ENET_100D	ENET_M01	ENET_M01 P<3..0>
ENET_M01	ENET_100D	ENET_M01	ENET_M01 R<3..0>
ENET_OR	ENET_50E	ENET_OR	SDCONN_DATA<7..0>
ENET_OR_DATA_0_0	ENET_50E	ENET_OR	SDCONN_CMD
ENET_OR_CLK	ENET_50E	ENET_OR	SDCONN_CLK
ENET_OR	ENET_50E	ENET_OR	SDCONN_CLK_P
ENET_OR	ENET_50E	ENET_OR	SDCONN_CLK_N
ENET_OR	ENET_50E	ENET_OR	SDCONN_R_DATA<7..0>

D

D

C

C

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	+3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FW_P0_TPA_P	FW_110D	FW_TP	FW_P0_TPA_P
FW_P0_TPA_N	FW_110D	FW_TP	FW_P0_TPA_N
FW_P0_TPB_P	FW_110D	FW_TP	FW_P0_TPB_P
FW_P0_TPB_N	FW_110D	FW_TP	FW_P0_TPB_N
FW_P1_TPA_P	FW_110D	FW_TP	FW_P1_TPA_P
FW_P1_TPA_N	FW_110D	FW_TP	FW_P1_TPA_N
FW_P1_TPB_P	FW_110D	FW_TP	FW_P1_TPB_P
FW_P1_TPB_N	FW_110D	FW_TP	FW_P1_TPB_N

Port 2 Not Used

B

B

A

A

DRAWING NUMBER		051-9585	SIZE	D
REVISION		3.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 132		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		97 OF 105		
IV ALL RIGHTS RESERVED				

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL				
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB		SMBUS_SMC_0_S0_SCL	45 48
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB		SMBUS_SMC_0_S0_SDA	45 48
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB		SMBUS_SMC_1_S0_SCL	45 48
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB		SMBUS_SMC_1_S0_SDA	45 48
SMBUS_SMC_2_S3_SCL	SMB_50S	SMB		SMBUS_SMC_2_S3_SCL	6 45 48
SMBUS_SMC_2_S3_SDA	SMB_50S	SMB		SMBUS_SMC_2_S3_SDA	6 45 48
SMBUS_SMC_3_SCL	SMB_50S	SMB		SMBUS_SMC_3_SCL	45 48
SMBUS_SMC_3_SDA	SMB_50S	SMB		SMBUS_SMC_3_SDA	45 48
SMBUS_SMC_5_G3_SCL	SMB_50S	SMB		SMBUS_SMC_5_G3_SCL	6 45 48
SMBUS_SMC_5_G3_SDA	SMB_50S	SMB		SMBUS_SMC_5_G3_SDA	6 45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL				
CHGR_CSI	1TO1_DIFFPAIR			CHGR_CSI_P	65
	1TO1_DIFFPAIR			CHGR_CSI_N	65
CHGR_CSO	1TO1_DIFFPAIR			CHGR_CSO_P	65
	1TO1_DIFFPAIR			CHGR_CSO_N	65

D

D

C


C

B

B

A

A

SYNC MASTER=J31 YONAS		SYNC DATE=08/11/2011	
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 132
		SHEET	99 OF 105

8

7

6

5

4


3

2

1


DDR 1.5V S3 (CPU & Memory) Current Sense (IM1C)

Gain: 231.4x, EDP: 14.1 A
 Rsense: 0.001 (RD010)
 V across Rsense: 14.1 mV
 Gain needed: 234.1x




PCH Core (PCH VCCIO) Current Sense (ISBC)

Gain: 100x, EDP: 11.4 A
 Rsense: 0.002 (R9840)
 V across Rsense: 22.8 mV
 Gain needed: 144.7x




GPU 1.05V Current Sense (IG1C)

Gain: 649.35x, EDP: 4.9 A
 Rsense: 0.001 (RD8310)
 V across Rsense: 4.9 mV
 Gain needed: 673.47x




HDD Current Sense (IHDC)

Gain: 1000x, EDP: 2.5 A (12.5 W)
 Rsense: 0.001 (R4599)
 V across Rsense: 2.5 mV
 Gain needed: 1320x




Airport Current Sense (IAPC)

Gain: 606x, EDP: 1 A
 Rsense: 0.005 (R3552)
 V across Rsense: 5 mV
 Gain needed: 660x




GPU FB (1.35V/1.5V) Current Sense (IG3C)

Gain: 294.12x, EDP: 11 A
 Rsense: 0.001 (R8360)
 V across Rsense: 11 mV
 Gain needed: 300x



GPU FB (1.35V/1.5V) Voltage Sense (VG3C)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,100K,201	CD029,CD049		LOADISNS:NO
117S0008	3	RES,100K,201	CD019,CD039,CD069		XWLOADISNS:NO

Power Sensors: SMC Extended

Apple Inc.


051-9585

3.0.0

130 OF 132


103 OF 105

Debug ADC
I2C Address: 0x10 / 0x11
ADC Range: 0V to 4.096V
LSB: 0.001V




LCD Backlight Current Sense (IBLC)

Gain: 500x. EDP: 0.7 A
Rsense: 0.005 (RD120)
V across Rsense: 3.5 mV
Gain needed: 942x




3.3V S3 Current Sense (IR1C)

Gain: 500x. EDP: 1.8 A
Rsense: 0.003 (RD164)
V across Rsense: 5.4 mV
Gain needed: 611x




LCD Backlight Voltage Sense (VBLC)

Divider: -1/22




T29 Current Sense (IHSP)

Gain: 215.5x. EDP: 3 A
Rsense: 0.005 (RD140)
V across Rsense: 15 mV
Gain needed: 220x




GPU 3.3V S0 Current Sense (IG2C)

Gain: 500x. EDP: 1.0 A
Rsense: 0.005 (RD170)
V across Rsense: 5 mV
Gain needed: 660x



Power Sensors: Debug ADC		DRAWING NUMBER	SIZE
Apple Inc.		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	PAGE
		3.0.0	131 OF 132
		BRANCH	SHEET
			104 OF 105

CPU Rippler Voltage Sense (VCRP)



DRAWN: MASTER=131, YONGS		DATE: 08/24/2011	
PAGE TITLE: Power Sensors: CPU Ripple			
DRAWING NUMBER: 051-9585		SIZE: D	
REVISION: 3.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 132 OF 132	
		SHEET: 105 OF 105	