

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		255936	PRODUCTION RELEASED	01/15/03	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA / L3 CACHE INTERFACES/L3 LDO
7	CPU PLL AND CONFIGURATION STRAPS
8	DDR L3 CACHE
9	INTREPID MAXBUS AND BOOT STRAPS
10	INTREPID MEMORY INTERFACE / BOOT ROM
11	DDR MEMORY MUXES
12	200PIN DDR MEMORY SODIMM CONNECTORS
13	INTREPID AGP 4X/PCI
14	INTREPID ENET/FW/UATA/EIDE INTERFACES
15	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
16	INTREPID POWER RAILS/1.5V LDO
17	INTREPID DECOUPLING
18	CARDBUS CONTROLLER (PCI1510)
19	MAP17/31 AGP & FRAME BUFFER
20	MAP17/31 LVDS/TMDS/GPIO & GPU VCORE
21	MAP17/31 ANALOG, DVO INTERFACE, GND

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
25	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
26	USB 2.0
27	MARVELL GIGABIT ETHERNET PHY
28	FIREWIRE A/B PHY
29	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
30	PMU (POWER MANAGEMENT UNIT)
31	BATTERY CHARGER AND CONNECTOR
32	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
33	3.3V / 5V SYSTEM POWER SUPPLIES
34	CPU CORE VOLTAGE POWER SUPPLY
35	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
36	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
37	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
39	FUNCTIONAL TEST POINTS
40	REVISION HISTORY (1 OF 1)
41-42	SIGNAL NAMES
43-44	COMPONENT LOCATIONS

SCHEM, MLB, PG 17 "

01/14/2003

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG	✓	
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB		✓
INTREPID_USB	✓	
BBANG		✓
NO_BBANG	✓	
MAP31		✓
MAP17	✓	
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
NO_4XVCORE	✓	
4X_VCORE		✓

MAP17/MAP31

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6278	1	SCHEM, ENTERPRISE, P84	SCH1	
820-1372	1	PCBP, ENTERPRISE, P84	PCB1	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880076	1	IC, ASSP, MAP17-464, GRPHCS CTRLR	548 BGA U43	CRITICAL	MAP17
33880094	1	IC, ASSP, MAP31-464, GRPHCS CTRLR	548 BGA U43	CRITICAL	MAP31

DIMENSIONS ARE IN MILLIMETERS


XX : _____

X.XX : _____

X.XXX : _____

ANGLES : _____

DO NOT SCALE DRAWING



 THIRD ANGLE PROJECTION

METRIC

DRAFTER	DESIGN CK
ENG APPD	MFG APPD
QA APPD	DESIGNER
RELEASE	SCALE
	NONE

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE **D**



Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCHEM, MLB, PB 17 "

DRAWING NUMBER **051-6278** REV. **A**

SHT 1 OF 44

D

C

B


A

D

C

B

A





SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	OF	
NONE	2	44	

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	OF	
NONE	3	44	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS


IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	NONE	SHT	4 OF 44




CRITICAL
U42
 APOLLO
 1GHZ-1.32V
 V3.3-NDE5-85C-BGA
 (2 OF 3)

CRITICAL
U42
 APOLLO
 1GHZ-1.32V
 V3.3-NDE5-85C-BGA
 (3 OF 3)


L3 DECOUPLING CAPS

PLACE 1 EACH NEAR PINS B15, D12, E19, F15, H17, K17, M19, R15, T17, AND V21 OF CPU



L3_OVDD GENERATOR

THIS LDO WAS ADDED TO SUPPORT SCHMOO'ING OF L3_OVDD VOLTAGE




MPC7450 - L3

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	OF	
NONE	6	44	

CPU PLL CONFIG CIRCUITRY

PLL SPEED BASED ON 167MHZ - 1GHZ/667MHZ




CPU FREQUENCY CONFIGURATION

APOLLO REV 3.0

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG		
	167MHZ	133MHZ	E	ABCD	HEX
0.0X	PLL OFF		0	1111	0F
1.0X	PLL BYPASS		0	0011	03
2.0X	333	267	0	0100	04
3.0X	500	400	0	1000	08
4.0X	667	533	0	1010	0A
5.0X	833	667	0	1011	0B
5.5X	917	733	0	1001	09
6.0X	1000	800	0	1101	0D
6.5X	1083	867	0	0101	05
7.0X	1167	933	0	0010	02
7.5X	1250	1000	0	0001	01
8.0X	1333	1067	0	1100	0C
8.5X	1417	1133	0	0110	06
9.0X	1500	1200	1	0111	17
9.5X	1583	1267	0	0111	07
10.0X	1667	1333	1	1010	1A
10.5X	1750	1400	1	1000	18
11.0X	1833	1467	1	1001	19
11.5X	1917	1533	0	0000	00
12.0X	2000	1600	1	1011	1B
12.5X	2083	1667	1	1111	1F
13.0X	2167	1733	1	0101	15
13.5X	2250	1800	0	1110	0E
14.0X	2333	1867	1	1100	1C
15.0X	2500	2000	1	0001	11
16.0X	2667	2133	1	1101	1D
17.0X	2833	2267	1	0000	10
18.0X	3000	2400	1	0010	12
20.0X	3333	2667	1	0011	13
21.0X	3500	2800	1	0100	14
24.0X	4000	3200	1	0110	16
28.0X	4667	3733	1	1110	1E

CPU CONFIGURATION

MAXBUS VSEL BUSTYPE SELECT



CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	NONE	SHT	7 OF 44

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

D

C

B


A

D

C

B

A



D

C

B

A

D



C

B

A

8 7 6 5 4 3 2 1

L3 REFERENCE VOLTAGE



CRITICAL

U7 300MHZ-128KX36 BGA

U8 300MHZ-128KX36 BGA

DATA lines swappable within a SRAM

BALL R3 IS NC ON 4MBIT PART HAVE TO CONNECT L3_ADDR17 TO THIS PIN

SAMSUNG VERIFIED THAT ALL NC PINS ARE NOT CONNECTED IN THE SUBSTRATE BALL F9, K9 CONNECTED TO GND SO BYPASS CAP CAN BE PLACED DIRECTLY UNDERNEATH THE CHIPS

36 6	L3_ADDR<0>	C6	SA0	B6	L3_CLK<0>	C5	SA0
36 6	L3_ADDR<1>	C7	SA1	K*	L3_CLK_REF	C7	SA1
36 6	L3_ADDR<12>	B4	SA2	H11	L3_ZQ<0>	B4	SA2
36 6	L3_ADDR<11>	B8	SA3			B8	SA3
36 6	L3_ADDR<13>	C5	SA4			C5	SA4
36 6	L3_ADDR<10>	N6	SA5			N6	SA5
36 6	L3_ADDR<7>	P4	SA6			P4	SA6
36 6	L3_ADDR<6>	P5	SA7			P5	SA7
36 6	L3_ADDR<8>	P7	SA8			P7	SA8
36 6	L3_ADDR<16>	P8	SA9			P8	SA9
36 6	L3_ADDR<14>	A9	SA10			A9	SA10
36 6	L3_ADDR<5>	R4	SA11			R4	SA11
36 6	L3_ADDR<3>	R5	SA12			R5	SA12
36 6	L3_ADDR<4>	R7	SA13			R7	SA13
36 6	L3_ADDR<9>	R8	SA14			R8	SA14
36 6	L3_ADDR<2>	R9	SA15			R9	SA15
36 6	L3_ADDR<15>	A3	SA16			A3	SA16
36 6	L3_ADDR<17>	R3	NC/SA17			R3	NC/SA17
36 6	L3_PULLDOWN<0>	R6	LBO*			R6	LBO*
36 6	L3_CNFL<0>	A4	B1			A4	B1
36 6	L3_CNFL<1>	A8	B2			A8	B2
36 6	L3_PULLDOWN<0>	P6	B3			P6	B3
36 6	L3_PULLDOWN<0>	H1	C*			H1	C*
36 6	L3_ECHO_CLK<0>	M2	CQ1			M2	CQ1
36 6	L3_ECHO_CLK<1>	L10	CQ1*			L10	CQ1*
36 6	L3_ECHO_CLK<1>	L10	CQ2			L10	CQ2
36 6	L3_ECHO_CLK<1>	L10	CQ2*			L10	CQ2*
36 6	L3_VREF	H2	VREF1			H2	VREF1
36 6	L3_VREF	H10	VREF2			H10	VREF2
36 6	JTAG_L3_TMS	R10	TMS			R10	TMS
36 6	JTAG_L3_TDI_TP	R11	TDI			R11	TDI
36 6	JTAG_L3_SRAM2_TDI	R1	TDO			R1	TDO
36 6	JTAG_L3_TCK	R2	TCK			R2	TCK
NC	A1	NC_A1	NC_A1	NC	P9	NC	NC_P9
NC	A2	NC_A2	NC_A2	NC	P2	NC	NC_P2
NC	A5	NC_A5	NC_A5	NC	P1	NC	NC_P1
NC	A7	NC_A7	NC_A7	NC	A10	NC	NC_A10
NC	A10	NC_A10	NC_A10	NC	A11	NC	NC_A11
NC	A11	NC_A11	NC_A11	NC	B1	NC	NC_B1
NC	B1	NC_B1	NC_B1	NC	B5	NC	NC_B5
NC	B5	NC_B5	NC_B5	NC	B7	NC	NC_B7
NC	B7	NC_B7	NC_B7	NC	B9	NC	NC_B9
NC	B9	NC_B9	NC_B9	NC	B10	NC	NC_B10
NC	B10	NC_B10	NC_B10	NC	C1	NC	NC_C1
NC	C1	NC_C1	NC_C1	NC	C2	NC	NC_C2
NC	C2	NC_C2	NC_C2	NC	C9	NC	NC_C9
NC	C9	NC_C9	NC_C9	NC	D1	NC	NC_D1
NC	D1	NC_D1	NC_D1	NC	D9	NC	NC_D9
NC	D9	NC_D9	NC_D9	NC	E1	NC	NC_E1
NC	E1	NC_E1	NC_E1	NC	J9	NC	NC_J9
NC	J9	NC_J9	NC_J9	NC	J2	NC	NC_J2
NC	J2	NC_J2	NC_J2	NC	F9	NC	NC_F9
NC	F9	NC_F9	NC_F9	NC	J1	NC	NC_J1
NC	J1	NC_J1	NC_J1	NC	G10	NC	NC_G10
NC	G10	NC_G10	NC_G10	NC	G9	NC	NC_G9
NC	G9	NC_G9	NC_G9				

L3 CACHE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	8	OF 44
NONE			

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	H35	MEM_ADDR<0>	10 36
MEM_DATA<1>	AK33	DDR_DATA_1	G35	MEM_ADDR<1>	10 36
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_1	DDR_A_2	F36
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	DDR_A_4	F35
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_5	DDR_A_6	E36
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_7	DDR_A_8	G32
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_9	DDR_A_10	D36
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_11	DDR_A_12	H36
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_13	DDR_A_14	G33
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_15	DDR_A_16	H33
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_17	DDR_A_18	D35
MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_19	DDR_A_20	L30
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_21	DDR_A_22	W29
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_A_23	DDR_A_24	G33
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_A_25	DDR_A_26	H33
MEM_DATA<15>	AG31	DDR_DATA_15	DDR_A_27	DDR_A_28	L32
MEM_DATA<16>	AE32	DDR_DATA_16	DDR_A_29	DDR_A_30	AJ33
MEM_DATA<17>	AF35	DDR_DATA_17	DDR_A_31	DDR_A_32	AH31
MEM_DATA<18>	AF36	DDR_DATA_18	DDR_A_33	DDR_A_34	AD32
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_A_35	DDR_A_36	AB30
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_A_37	DDR_A_38	V30
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_A_39	DDR_A_40	P32
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_A_41	DDR_A_42	N29
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_A_43	DDR_A_44	L32
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_A_45	DDR_A_46	AJ33
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_A_47	DDR_A_48	AH33
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_A_49	DDR_A_50	AD33
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_A_51	DDR_A_52	AC35
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_A_53	DDR_A_54	F35
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_A_55	DDR_A_56	V33
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_A_57	DDR_A_58	N32
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_A_59	DDR_A_60	L33
MEM_DATA<32>	V36	DDR_DATA_32	DDR_A_61	DDR_A_62	L29
MEM_DATA<33>	U33	DDR_DATA_33	DDR_A_63	DDR_A_64	H32
MEM_DATA<34>	U32	DDR_DATA_34	DDR_A_65	DDR_A_66	E30
MEM_DATA<35>	V35	DDR_DATA_35	DDR_A_67	DDR_A_68	AN35
MEM_DATA<36>	T30	DDR_DATA_36	DDR_A_69	DDR_A_70	AM35
MEM_DATA<37>	U36	DDR_DATA_37	DDR_A_71	DDR_A_72	AM36
MEM_DATA<38>	U35	DDR_DATA_38	DDR_A_73	DDR_A_74	AL36
MEM_DATA<39>	T36	DDR_DATA_39	DDR_A_75	DDR_A_76	AB32
MEM_DATA<40>	P33	DDR_DATA_40	DDR_A_77	DDR_A_78	AE29
MEM_DATA<41>	R30	DDR_DATA_41	DDR_A_79	DDR_A_80	N30
MEM_DATA<42>	P35	DDR_DATA_42	DDR_A_81	DDR_A_82	T32
MEM_DATA<43>	P36	DDR_DATA_43	DDR_A_83	DDR_A_84	Y32
MEM_DATA<44>	R36	DDR_DATA_44	DDR_A_85	DDR_A_86	Y33
MEM_DATA<45>	R35	DDR_DATA_45	DDR_A_87	DDR_A_88	Y35
MEM_DATA<46>	R33	DDR_DATA_46	DDR_A_89	DDR_A_90	Y36
MEM_DATA<47>	R32	DDR_DATA_47	DDR_A_91	DDR_A_92	Y30
MEM_DATA<48>	N35	DDR_DATA_48	DDR_A_93	DDR_A_94	Y30
MEM_DATA<49>	M36	DDR_DATA_49	DDR_A_95	DDR_A_96	Y30
MEM_DATA<50>	L35	DDR_DATA_50	DDR_A_97	DDR_A_98	Y33
MEM_DATA<51>	N35	DDR_DATA_51	DDR_A_99	DDR_A_100	Y36
MEM_DATA<52>	M33	DDR_DATA_52	DDR_A_101	DDR_A_102	Y30
MEM_DATA<53>	L34	DDR_DATA_53	DDR_A_103	DDR_A_104	Y30
MEM_DATA<54>	N33	DDR_DATA_54	DDR_A_105	DDR_A_106	Y33
MEM_DATA<55>	M30	DDR_DATA_55	DDR_A_107	DDR_A_108	Y33
MEM_DATA<56>	J32	DDR_DATA_56	DDR_A_109	DDR_A_110	Y32
MEM_DATA<57>	J33	DDR_DATA_57	DDR_A_111	DDR_A_112	Y32
MEM_DATA<58>	J35	DDR_DATA_58	DDR_A_113	DDR_A_114	Y35
MEM_DATA<59>	K32	DDR_DATA_59	DDR_A_115	DDR_A_116	Y35
MEM_DATA<60>	K33	DDR_DATA_60	DDR_A_117	DDR_A_118	Y36
MEM_DATA<61>	J36	DDR_DATA_61	DDR_A_119	DDR_A_120	Y36
MEM_DATA<62>	K36	DDR_DATA_62	DDR_A_121	DDR_A_122	Y36
MEM_DATA<63>	K35	DDR_DATA_63	DDR_A_123	DDR_A_124	Y36

CRITICAL U44 INTREPID-REV2.1 BGA (2 OF 9)

DDR MEMORY INTERFACE

MEM_VREF



CLOCKS


CS

CKE


ADDR

BA

CNTL




1MB BOOT ROM



Override ROM module intercepts ROM chip select

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1193	1	BOOTROM,P84	U17	CRITICAL	?

PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	10	44
NONE			



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH


ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG



16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	NONE	SHT	11 OF 44




STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT


DDR VREF
ONE 0.1UF PER SLOT



DDR BYPASS CAPS
SLOT "A"




FOR RETURN CURRENT



DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	12 OF 44	
NONE			



AGP PULL-UPS/PULL DOWNS

NOTE: Designs using AGP slot should use 52-ohm a resistor here.

AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)

SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE


PCI PULL-UPS

USB2 AND CBUS REQ REMAINS ON +3V_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP

INTREPID AGP/PCI


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6278	REV. A
	SCALE NONE	SHT 13 OF 44	




USB PORT ASSIGNMENTS

PORT A - RIGHT USB 1




PORT B - UNUSED




PORT C - LEFT USB




PORT D - UNUSED



PORT E - BLUETOOTH




PORT F - MODEM




PORT G - SND_TO_AUDIO



PORT H - SND_SYNC



PORT I - INT_SND_CLKOUT



HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R68	NO_SSCG

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6278	A
SCALE	SHT	OF
NONE	15	44



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	REV.	
NONE	16	44	





Intrepid Decoupling


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	OF	
NONE	17	44	


PCI1510 PULL-UPS



THIS PROPERLY SHUTS DOWN CARDBUS POWER FOR PSUEDO-D3COLD





MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!



0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

PC CARD/CARDBUS CONNECTOR




CARDBUS NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Table with columns for Apple Computer Inc., Drawing Number (D 051-6278), Revision (A), Scale (NONE), and Sheet (18 of 44).

IMPORTANT NOTES ON MAP17
NEED TO RESET GRAPHIC CHIP DURING RESTARTS


MEMORY CORE - 2.5V




AGP 4X I/O - 1.5V




MEMORY I/O - 2.5V








AGP I/O REFERENCE
(PLACE CLOSE TO NV17M AGP BALLS)



FRAME BUFFER CLOCK TERMINATION



D3HOT VS. D3COLD POWER INTAKE





FOR AGP 8X

MAP17 AGP/DDR RAM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6278	A
SCALE	SHT	
NONE	19	44






GPU Vcore Supply

2.8V IFP PLL Supply


MAP17 PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6278	A
SCALE	SHT	20 OF 44
NONE		



EXTERNAL VIDEO (DVI) INTERFACE



LCD INTERFACE



VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6278	A
SCALE	SHT	22 44
NONE		

APPLE COMPUTER INC.


MLB - ALS SENSOR




LMU




BOOT BANGER E2PROM




SLEEP LED



SPIDEY FLEX




KEYBOARD PULLUPS




- BOOT BANGING SIGNAL DEFINITION**
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

LMU PULL-DOWNS



KB LED DRIVER



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	23	44
NONE	OF		

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




WIRELESS INTERFACE





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID




PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB



INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	24 OF 44	
NONE			


IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

SOUND BOARD (TUBA)


AUDIO - SNAPPER
SND - INTREPID



MODEM




FAN CONTROLLER



FAN INTERFACE


PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY




KEEP STUFFING RESISTORS CLOSE TO ADM1031 CONTROLLER

KEEP STUFFING RESISTORS CLOSE TO ADM1031 CONTROLLER


SERIAL DEBUG INTERFACE



DEBUG POWER BUTTON



DEBUG JUMPERS



FAN/MODEM/SOUND/SLEEP LED/DEBUG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	25	44
NONE	OF		

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all R45 pairs

Sandwich each RJ54 pair between chassis grounds

www.laptop-schematics.com

www.laptop-schematics.com

PLACE ALL SERIES RES CLOSE TO PHY

$$V_{OUT} = 0.8V * (1 + R2EQV/R1)$$

$$R2EQV = R2A || R2B$$

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE CAPS AT TRANSFORMER PINS 1, 4, 7 & 10

CRITICAL

Short shielded RJ-45

PLACE RESISTORS CLOSE TO PHY

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	27 44	
NONE			

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0603		Y3	

Y3'S LOAD CAPACITANCE IS 20PF






FIREWIRE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6278	A
SCALE	SHT	REV.
NONE	28	44




CAPACITOR IN CONJUNCTION WITH INTERNAL PULLUP PROVIDES RESET PULSE WHEN PHY FIRST RECEIVES POWER

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC


STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF (PULL-DOWN RESISTOR)
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	29 OF 44	
NONE			




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC,PMU,V81B	U39	

PMU_VCORE_HI_OC/PMU_AP should have a pull-down for coming out of reset. M8 will have a pull-up to +3V_MAIN or +3V_SLEEP, which will act as our pull-down since both are off during PMU reset.

UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT



REF DES	COMMENTS
P00_D0	
P01_D1	
P02_D2	
P03_D3	
P04_D4	
P05_D5	
P06_D6	
P07_D7	
P10_D8	
P11_D9	
P12_D10	
P13_D11	
P14_D12	
P15_D13_INT3	
P16_D14_INT4	
P17_D15_INT5	
P20_A0_D0	
P21_A1_D1_D0	
P22_A2_D2_D1	
P23_A3_D3_D2	
P24_A4_D4_D3	
P25_A5_D5_D4	
P26_A6_D6_D5	
P27_A7_D7_D6	
P30_A8_D7	
P31_A9	
P32_A10	
P33_A11	
P34_A12	
P35_A13	
P36_A14	
P37_A15	
P40_A16	
P41_A17	
P42_A18	
P43_A19	
P44_CS0	
P45_CSI	
P46_CS2	
P47_CS3	
BYTE	
XOUT	
XIN	
RESET	
CVSS	


Keep crystal subcircuit close to PMU.
Y5'S LOAD CAPACITANCE IS 12PF

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0704	197S0604		Y5	Alt crystal size

Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL

J19
87438-0833
M-RT-SM


DC INRUSH LIMITER

PLACE U24 NEXT TO R382

U24 SENSE VOLTAGE DROP ACROSS R382

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL


PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE

OD OUTPUT LOW - WHEN AC GREATER THAN 18V

WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF
WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON
RC TIME IS 480K*10UF @ +3V_PMU



BATTERY CONNECTOR

CRITICAL

J25
87438-0833
M-RT-SM

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{V_{VCTL}}{V_{REFIN}}))$$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{62}) \times (\frac{V_{ICTL}}{V_{REFIN}})$$

SCALE NONE	SIZE D	DRAWING NUMBER 051-6278	REV. A
	SHT 31	OF 44	



APPLE COMPUTER INC.

D

D

C

C


B

B


A

A


12.8V PBUS SUPPLY



BACKUP BATTERY / USB CONNECTOR



PMU SUPPLY



12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	32 44	
NONE			

3.3V/5V MAIN SUPPLY






5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER

DCDC_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE



3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	33 44	
NONE			

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage
(approx. 7ms delay)

NEW 1.35V->1.30V 1GHZ@1.32V->667MHZ@1.145V



OUTPUT VOLTAGE

V _{DAC}		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B _n =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_n is high (fast): D4-D0 read as-is

When A/B_n is low (slow): <=1K-ohm -> 0

>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.


GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
V_{REF} = 2.0V, HENCE V_{OFFSET} = 2.0V * (R1/(R1+R2)) AND V_{CORE} = V_{DAC} + V_{OFFSET}.

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION	
116S1000	1	RES	0402	RES,MTL FILM,1/16W,0 OHM,5%,0402,SMD	0			1/16W	5%	R306	VCORE_NO_OFFSET

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

Fmax Test Connections




VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	34 OF 44	
NONE			

1.5V/2.5V SWITCHER



- +1_5V_SLEEP LOADS**
- 1) L3 I/O
 - 1) AGP I/O - IF USING D3COLD
 - 1) MAXBUS I/O - IF 1.5V INTERFACE


- +1_5V_MAIN LOADS**
- 1) INTREPID CORE
 - 2) AGP I/O IF USING D3HOT

- +2_5V_MAIN LOADS**
- 1) MAP17 - FBCORE/FBIO IF USING D3HOT
 - 2) GIGABIT ETHERNET - AVDDL
 - 3) DDR SODIMMS - CORE/IO
 - 4) DDR MUXES
 - 5) CLOCK SLEWING I/O
 - 6) PCI1510 CORE

- +2_5V_SLEEP LOADS**
- 1) L3 CORE
 - 2) FBCORE/FBIO IF USING D3COLD
 - 3) L3 I/O IF L3_OVDD EXCEEDS 1.5V
 - 4) INTREPID MEMORY I/O

CHANGE R354 BACK TO 10K, 1%, AND STUFF 5.11K FOR 1.5V OPERATION
CONNECTING 1_5V_FB TO GND, FORCES 1.8V OUTPUT

1.8V SWITCHER



- +1_8V_MAIN LOADS**
- 1) INTREPID PLLS
 - 2) +1_5V_LDO

- +1_8V_SLEEP LOADS**
- 1) MPC7450 - MAXBUS I/O - IF 1.8V INTERFACE
 - 2) CPU JTAG & MaxBus Pull-ups
 - 3) CPU PLL Config Straps
 - 4) L3_OVDD (IF NOT USING 1.5V)

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	35 44	
NONE			

	8	7	6	5	4	3	2	1	
DIGITAL SIGNALS	MAXBUS	CPU_AACK_L	:::1500:2500	5		250	10 MIL SPACING		83 MHZ
		CPU_ADDR<0..31>	:::1500:3100	5		250			
		CPU_ASTRY_L	:::1500:2500	5		250	10 MIL SPACING		
		CPU_BG_L	:::1500:2500	5		250	10 MIL SPACING		
		CPU_BR_L	:::1500:2500	5		250	10 MIL SPACING		
		CPU_CI_L	:::1500:2700	5		250			
		CPU_DATA<0..31>	:::1100:2500	5		250			83 MHZ
		CPU_DATA<32..63>	:::1100:2500	5		250			83 MHZ
		CPU_DBG_L	:::1500:2500	5		250	10 MIL SPACING		
		CPU_DTI<0..2>	:::1500:2950	5		250			
		CPU_DRDY_L_UP	:::1500	5		250	10 MIL SPACING		
CPU_DRDY_L	:::1500:2500	5		250	10 MIL SPACING				
CPU_GBL_L	:::1500:2500	5		250					
CPU_HIT_L	:::1500:2800	5		250	10 MIL SPACING				
CPU_QACK_L	:::1500:2500	5		250	10 MIL SPACING				
CPU_QREQ_L	:::1500:2600	5		250	10 MIL SPACING				
CPU_TA_L	:::1500:2500	5		250	10 MIL SPACING				
CPU_TBST_L	:::1500:2600	5		250	10 MIL SPACING				
CPU_TEA_L	:::1500:3000	5		250					
CPU_TS_L	:::1500:2500	5		250	10 MIL SPACING				
CPU_TSI2<0..2>	:::1500:3500	5		250					
CPU_TT<0..4>	:::1500:3400	5		250					
CPU_WT_L	:::1500:3100	5		250					
L3 CACHE	L3_DATA<31..0>	:::1750:1250	4		200				
	L3_DATA<63..32>	:::1750:1250	4		200				
	L3_CTL<1..0>	:::1200:1800	4		200				
L3_ADDR<17..0>	:::1200:1800	4		200					
GROUP 0	MEM_DATA<7..0>	:::1600	4		200			167 MHZ	
	RAM_DATA_A<7..0>	:::1550	4	RAM_GROUP0_A:::450	200			167 MHZ	
	RAM_DATA_B<7..0>	:::2150	4	RAM_GROUP0_B:::600	200			167 MHZ	
	MEM_DQS<0>	:::1600	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ	
	RAM_DQS_A<0>	:::1550	4	RAM_GROUP0_A:::450	200			167 MHZ	
	RAM_DQS_B<0>	:::2150	4	RAM_GROUP0_B:::600	200			167 MHZ	
	MEM_DQM<0>	:::1600	4		200			167 MHZ	
	RAM_DQM_A<0>	:::1550	4	RAM_GROUP0_A:::450	200			167 MHZ	
	RAM_DQM_B<0>	:::2150	4	RAM_GROUP0_B:::600	200			167 MHZ	
	MEM_DATA<15..8>	:::1500	4		200			167 MHZ	
	RAM_DATA_A<15..8>	:::1550	4	RAM_GROUP1_A:::700	200			167 MHZ	
RAM_DATA_B<15..8>	:::2100	4	RAM_GROUP1_B:::700	200			167 MHZ		
MEM_DQS<1>	:::1500	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ		
RAM_DQS_A<1>	:::1550	4	RAM_GROUP1_A:::700	200			167 MHZ		
RAM_DQS_B<1>	:::2100	4	RAM_GROUP1_B:::700	200			167 MHZ		
MEM_DQM<1>	:::1500	4		200			167 MHZ		
RAM_DQM_A<1>	:::1550	4	RAM_GROUP1_A:::700	200			167 MHZ		
RAM_DQM_B<1>	:::2100	4	RAM_GROUP1_B:::700	200			167 MHZ		
GROUP 2/3	MEM_DATA<31..16>	:::1650	4		200			167 MHZ	
	RAM_DATA_A<31..16>	:::1700	4	RAM_GROUP23_A:::850	200			167 MHZ	
	RAM_DATA_B<31..16>	:::2200	4	RAM_GROUP23_B:::850	200			167 MHZ	
	MEM_DQS<3..2>	:::1650	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ	
	RAM_DQS_A<3..2>	:::1700	4	RAM_GROUP23_A:::850	200			167 MHZ	
RAM_DQS_B<3..2>	:::2200	4	RAM_GROUP23_B:::850	200			167 MHZ		
MEM_DQM<3..2>	:::1650	4		200			167 MHZ		
RAM_DQM_A<3..2>	:::1700	4	RAM_GROUP23_A:::850	200			167 MHZ		
RAM_DQM_B<3..2>	:::2200	4	RAM_GROUP23_B:::850	200			167 MHZ		
GROUP 4/5	MEM_DATA<47..32>	:::1500	4		200			167 MHZ	
	RAM_DATA_A<47..32>	:::1850	4	RAM_GROUP45_A:::900	200			167 MHZ	
	RAM_DATA_B<47..32>	:::2350	4	RAM_GROUP45_B:::950	200			167 MHZ	
	MEM_DQS<5..4>	:::1500	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ	
	RAM_DQS_A<5..4>	:::1850	4	RAM_GROUP45_A:::900	200			167 MHZ	
	RAM_DQS_B<5..4>	:::2350	4	RAM_GROUP45_B:::950	200			167 MHZ	
	MEM_DQM<5..4>	:::1500	4		200			167 MHZ	
	RAM_DQM_A<5..4>	:::1850	4	RAM_GROUP45_A:::900	200			167 MHZ	
	RAM_DQM_B<5..4>	:::2350	4	RAM_GROUP45_B:::950	200			167 MHZ	
	MEM_DATA<55..48>	:::1650	4		200			167 MHZ	
	RAM_DATA_A<55..48>	:::1800	4	RAM_GROUP6_A:::800	200			167 MHZ	
RAM_DATA_B<55..48>	:::2400	4	RAM_GROUP6_B:::800	200			167 MHZ		
MEM_DQS<6>	:::1650	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ		
RAM_DQS_A<6>	:::1800	4	RAM_GROUP6_A:::800	200			167 MHZ		
RAM_DQS_B<6>	:::2400	4	RAM_GROUP6_B:::800	200			167 MHZ		
MEM_DQM<6>	:::1650	4		200			167 MHZ		
RAM_DQM_A<6>	:::1800	4	RAM_GROUP6_A:::800	200			167 MHZ		
RAM_DQM_B<6>	:::2400	4	RAM_GROUP6_B:::800	200			167 MHZ		
GROUP 7	MEM_DATA<63..56>	:::1600	4		200			167 MHZ	
	RAM_DATA_A<63..56>	:::1600	4	RAM_GROUP7_A:::500	200			167 MHZ	
	RAM_DATA_B<63..56>	:::2200	4	RAM_GROUP7_B:::500	200			167 MHZ	
	MEM_DQS<7>	:::1600	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ	
RAM_DQS_A<7>	:::1600	4	RAM_GROUP7_A:::500	200			167 MHZ		
RAM_DQS_B<7>	:::2200	4	RAM_GROUP7_B:::500	200			167 MHZ		
MEM_DQM<7>	:::1600	4		200			167 MHZ		
RAM_DQM_A<7>	:::1600	4	RAM_GROUP7_A:::500	200			167 MHZ		
RAM_DQM_B<7>	:::2200	4	RAM_GROUP7_B:::500	200			167 MHZ		
ADDR	MEM_ADDR<12..0>	:::500	4					83 MHZ	
	RAM_ADDR<12..0>	:::2000:3000	6		200				
CONTROL	MEM_BA<1..0>	:::500	4						
	RAM_BA<1..0>	:::2000:3300	6		200				
	MEM_CS_L<3..0>	:::500	4						
	RAM_CS_L<3..0>	:::1800:2500	6		200				
	MEM_CKE<3..0>	:::500	4						
	RAM_CKE<3..0>	:::1800:2500	6		200				
	MEM_RAS_L	:::500	4						
	RAM_RAS_L	:::2000:4100	6		200				
	MEM_CAS_L	:::500	4						
	RAM_CAS_L	:::2000:4100	6		200				
	MEM_WE_L	:::500	4						
RAM_WE_L	:::2000:3100	6		200					
MEM_MUXSEL_H<1..0>	:::500	3							
MEM_MUXSEL_L<1..0>	:::500	3							
RAM_MUXSEL_H	:::1800:2600	5							
RAM_MUXSEL_L	:::1800:2600	5							

CLOCK LINE CONSTRAINTS

GROUP	SIG_NAME	DELAY_RULE	MATCHED_DELAY	MAX VIAS	MAX EXPOSED LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE PARAM	
INTREPID CLOCKS	SYSCLK_CPU_UP	:::150					10 MIL SPACING	167 MHZ	
	SYSCLK_CPU	:::2650:2750		3	250	200	10 MIL SPACING	167 MHZ	
	INT_CPUFB_OUT	:::150		3	250		10 MIL SPACING	167 MHZ	
	INT_CPUFB_OUT_SHORT	:::700:850		3	250		10 MIL SPACING	167 MHZ	
	INT_CPUFB_OUT_NORM	:::500:600		3	250		10 MIL SPACING	167 MHZ	
	INT_CPUFB_IN_NORM	:::500:600		3	250		10 MIL SPACING	167 MHZ	
	INT_CPUFB_LONG	:::1050:1150		3	250		10 MIL SPACING	167 MHZ	
	INT_CPUFB_IN	:::700:850		3	250	200	10 MIL SPACING	167 MHZ	
	SYSCLK_DDRCLK_A0_UP	:::475:575		3	250	200	10 MIL SPACING	167 MHZ	
	SYSCLK_DDRCLK_A0_L_UP	:::475:575		3	250	200	10 MIL SPACING	167 MHZ	
	SYSCLK_DDRCLK_A1_UP	:::300:400		3	250	200	10 MIL SPACING	167 MHZ	
SYSCLK_DDRCLK_A1_L_UP	:::300:400		3	250	200	10 MIL SPACING	167 MHZ		
SYSCLK_DDRCLK_B0_UP	:::430:530		3	250	200	10 MIL SPACING	167 MHZ		
SYSCLK_DDRCLK_B0_L_UP	:::430:530		3	250	200	10 MIL SPACING	167 MHZ		
SYSCLK_DDRCLK_B1_UP	:::400:510		3	250	200	10 MIL SPACING	167 MHZ		
SYSCLK_DDRCLK_B1_L_UP	:::400:510		3	250	200	10 MIL SPACING	167 MHZ		
SYSCLK_DDRCLK_A0	:::1850:1950	DDRCLK_A0	SYSCLK_DDRCLK_A0:::125	3	250	200	10 MIL SPACING	167 MHZ	
SYSCLK_DDRCLK_A0_L	:::1850:1950	DDRCLK_A0	SYSCLK_DDRCLK_A0:::125	3	250	200	10 MIL SPACING	167 MHZ	
SYSCLK_DDRCLK_A1	:::1925:2025	DDRCLK_A1	SYSCLK_DDRCLK_A1:::125	3	250	200	10 MIL SPACING	167 MHZ	
SYSCLK_DDRCLK_A1_L	:::1925:2025	DDRCLK_A1	SYSCLK_DDRCLK_A1:::125	3	250	200	10 MIL SPACING	167 MHZ	
SYSCLK_DDRCLK_B0	:::2375:2475	DDRCLK_B0	SYSCLK_DDRCLK_B0:::125	3	250	200	10 MIL SPACING	167 MHZ	
SYSCLK_DDRCLK_B0_L	:::2375:2475	DDRCLK_B0	SYSCLK_DDRCLK_B0:::125	3	250	200	10 MIL SPACING	167 MHZ	
SYSCLK_DDRCLK_B1	:::2450:2550	DDRCLK_B1	SYSCLK_DDRCLK_B1:::125	3	250	200	10 MIL SPACING	167 MHZ	
SYSCLK_DDRCLK_B1_L	:::2450:2550	DDRCLK_B1	SYSCLK_DDRCLK_B1:::125	3	250	200	10 MIL SPACING	167 MHZ	
INT_REF_CLK_OUT	:::1250:1400			3	250	200	10 MIL SPACING	49.92 MHZ	
INT_REF_CLK_IN	:::1900:2000			4	250	200	10 MIL SPACING	167 MHZ	
CLK66M_GPU_AGP_UP	:::150						10 MIL SPACING	66 MHZ	
CLK66M_GPU_AGP	:::1400:1500			4	400	200	10 MIL SPACING	66 MHZ	
INT_AGP_FB_OUT	:::150						10 MIL SPACING	66 MHZ	
INT_AGP_FB_IN	:::1400:1500			4	500	200	10 MIL SPACING	66 MHZ	
CLK33M_CHUS_UP	:::250						10 MIL SPACING	33 MHZ	
CLK33M_CHUS	:::5000:6000	SHOULD BE AT MOST 4 VIAS FOR CLK		6	500	200	10 MIL SPACING	33 MHZ	
CLK33M_AIRPORT_UP	:::250						10 MIL SPACING	33 MHZ	
CLK33M_AIRPORT	:::11000:12000	SHOULD BE AT MOST 4 VIAS FOR CLK		6	500	200	10 MIL SPACING	33 MHZ	
CLK33M_USB2_UP	:::250						10 MIL SPACING	33 MHZ	
CLK33M_USB2	:::4000:6000	SHOULD BE AT MOST 4 VIAS FOR CLK		6	500	200	10 MIL SPACING	33 MHZ	
INT_PCI_FB_OUT	:::300						10 MIL SPACING	33 MHZ	
INT_PCI_FB_IN	:::6500:7500			3	500	200	10 MIL SPACING	33 MHZ	
L3 CACHE	L3_CLK<0>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ	
	L3_ECHO_CLK<0..1>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ	
	L3_CLK<1>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ	
	L3_ECHO_CLK<2..3>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ	
	GPU_CLK27M_OUT	:::1400			3	200	10 MIL SPACING		
	GPU_CLK27M_UP	:::1250			3	200	10 MIL SPACING		
	GPU_SSCLK_UP	:::200					10 MIL SPACING		
	GPU_SSCLK_IN	:::920			3	500	200	10 MIL SPACING	
	GPU_FBCLK0	:::1250			3	200	10 MIL SPACING		
	GPU_FBCLK0_L	:::1250			3	200	10 MIL SPACING		
	GPU_FBCLK1	:::1250							

		8	7	6	5	4	3	2	1				
D	Digital Signals (cont'd)	AGP	AGP AD<15..0>	:::1350:1650	5	100				66 MHZ	13 19		
		AGP BYTES 0-1	AGP_CBE<3..0>	:::1350:1650	5	100					66 MHZ	13 19	
		AGP BYTES 2-3	AGP AD STB<0>	:::1500:1600	4	100	250	8 MIL SPACING				133 MHZ	13 19
			AGP AD STB L<0>	:::1500:1600	4	100	250	8 MIL SPACING				133 MHZ	13 19
			AGP AD<31..16>	:::1350:1650	5	100						66 MHZ	13 19
			AGP_CBE<3..2>	:::1350:1680	5	100						66 MHZ	13 19
			AGP AD STB<1>	:::1500:1600	4	100	250	8 MIL SPACING				133 MHZ	13 19
		AGP SIDEBAND	AGP AD STB L<1>	:::1500:1600	4	100	250	8 MIL SPACING				133 MHZ	13 19
			AGP_SBA<7..0>	:::1100:1700	5	100						66 MHZ	13 19
			AGP_SB_STB	:::1500:1700	4	100	350	8 MIL SPACING				66 MHZ	13 19
			AGP_SB_STB L	:::1500:1700	4	100	350	8 MIL SPACING				66 MHZ	13 19
			AGP_FRAME L	:::1200:1900	6	250						66 MHZ	13 19
		AGP CONTROL	AGP_IRDY L	:::1200:1900	6	250						66 MHZ	13 19
			AGP_TRDY L	:::1200:1900	6	250						66 MHZ	13 19
			AGP_DEVSEL L	:::1200:1900	6	250						66 MHZ	13 19
			AGP_STOP L	:::1200:1900	6	250						66 MHZ	13 19
			AGP_PAR	:::1200:1900	6	250						66 MHZ	13 19
		DVO	AGP_REQ L	:::1200:1900	6	250						66 MHZ	13 19
			AGP_GNT L	:::1200:1900	6	250						66 MHZ	13 19
			AGP_RBF L	:::1200:1900	6	250						66 MHZ	13 19
			GPU_DVDD<0..11>	:::600:1300	5	250							21
			GPU_DVO_HSVMC	:::600:1300	5	250							21
		PCI	PCI_AD<31..0>	:::8000:13500									10 13 18 24 26 39
			PCI_CBE<3..0>	:::8000:13500				MIN DAISY CHAIN				33 MHZ	10 13 18 24 26 39
			PCI_FRAME L	:::8000:13500				MIN DAISY CHAIN				33 MHZ	10 13 18 24 26 39
PCI_IRDY L	:::8000:13500					MIN DAISY CHAIN				33 MHZ	10 13 18 24 26 39		
PCI_TRDY L	:::8000:13500					MIN DAISY CHAIN				33 MHZ	10 13 18 24 26 39		
ULTRA ATA-100	PCI_DEVSEL L	:::8000:13500				MIN DAISY CHAIN				33 MHZ	10 13 18 24 26 39		
	PCI_STOP L	:::8000:13500				MIN DAISY CHAIN				33 MHZ	10 13 18 24 26 39		
	PCI_PAR	:::8000:13500				MIN DAISY CHAIN				33 MHZ	10 13 18 24 26 39		
	UIDE_DATA<15..8>	:::710			200					100 MHZ	14 24		
	UIDE_DATA<7>	044_V1:R9: 4:::600			200	NEED TO MATCH DELAY TO	250			100 MHZ	14 24		
C	Digital Signals (cont'd)	UIDE_DATA<6..0>	:::600			200				100 MHZ	14 24		
		UIDE_ADDR<2..0>	:::1650			200				100 MHZ	14 24		
		UIDE_RST L	:::1400			200					100 MHZ	14 24	
		UIDE_DIOM L	:::1400			200					100 MHZ	14 24	
		UIDE_DIOR L	:::1600			200					100 MHZ	14 24	
		UPPER	UIDE_DMAC L	:::1400			200	10 MIL SPACING				100 MHZ	14 24
			UIDE_CS0 L	:::1500			200					100 MHZ	14 24
			UIDE_CS1 L	:::1500			200					100 MHZ	14 24
			UIDE_DMARQ	:::1400			200					100 MHZ	14 24
			UIDE_IOCHRDY	:::1600			200	10 MIL SPACING				100 MHZ	14 24
		LVDS LOWER	UIDE_INTRO	:::1400			200					100 MHZ	14 24
			HD_DATA<15..0>	:::8000:9500	5		200					100 MHZ	24
			HD_ADDR<2..0>	:::8000:9500	5		200					100 MHZ	24
			HD_RESET L	:::5000:7000	5		200					100 MHZ	24
			HD_DIOM L	:::6000:8000	5		200					100 MHZ	24
		LVDS UPPER	HD_DIOR L	:::8000:9500	5		200					100 MHZ	24
			HD_DMAC L	:::7500:9000	5		200					100 MHZ	24
			HD_CS0 L	:::6000:9000	5		200					100 MHZ	24
			HD_CS1 L	:::6000:9000	5		200					100 MHZ	24
			HD_DMARQ	:::7500:9000	5		200					100 MHZ	14 24
		TMDS	HD_IOCHRDY	:::8000:9500	5		200	10 MIL SPACING				100 MHZ	24
			HD_INTRO	:::6000:8000	5		200					100 MHZ	14 24
			HD_DATA<15..0>	:::855			33 MHZ					33 MHZ	14 24
			HD_ADDR<2..0>	:::900			33 MHZ					33 MHZ	14 24
			HD_CS0 L	:::850			33 MHZ					33 MHZ	14 24
USB	HD_CS1 L	:::850			33 MHZ					33 MHZ	14 24		
	HD_DMARQ	:::7500:9000	5		200					100 MHZ	14 24		
	HD_IOCHRDY	:::8000:9500	5		200	10 MIL SPACING				100 MHZ	14 24		
	HD_INTRO	:::6000:8000	5		200					100 MHZ	14 24		
	EIDE_DATA<15..0>	:::855			33 MHZ					33 MHZ	14 24		
EIDE INTREPID	EIDE_ADDR<2..0>	:::900			33 MHZ					33 MHZ	14 24		
	EIDE_CS0 L	:::850			33 MHZ					33 MHZ	14 24		
	EIDE_CS1 L	:::850			33 MHZ					33 MHZ	14 24		
	EIDE_RD L	:::500			33 MHZ					33 MHZ	14 24		
	EIDE_WR L	:::500			33 MHZ					33 MHZ	14 24		
OPTICAL	EIDE_IOCHRDY	:::1500			33 MHZ					33 MHZ	14 24		
	EIDE_INT	:::1500			33 MHZ					33 MHZ	14 24		
	EIDE_RST L	:::1500			33 MHZ					33 MHZ	14 24		
	EIDE_DMAC L	:::1500			33 MHZ					33 MHZ	14 24		
	EIDE_DMARQ	:::1500			33 MHZ					33 MHZ	14 24		
ETHERNET MII	EIDE_OPTICAL_DATA<15..0>	:::4500:6500			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_ADDR<2..0>	:::4500:6500			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_CS0 L	:::5000:7000			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_CS1 L	:::5000:7000			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_RD L	:::5000:7000			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_WR L	:::5000:7000			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_IOCHRDY	:::5000:7000			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_INT	:::5500:7500			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_RST L	:::5000:7000			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_DMAC L	:::5000:7000			33 MHZ					33 MHZ	24 39		
	EIDE_OPTICAL_DMA_REQ	:::5000:7000			33 MHZ					33 MHZ	24 39		
	ENET_LINK_RXD<7..0>	:::8000:9000	5								14 27		
	ENET_RX_DV	:::8000:9000									14 27		
	ENET_RX_ER	:::8000:9000									14 27		
	ENET_PHY_TXD<7..0>	:::8300:9300	5								14 27		
ENET_LINK_TXD<7..0>	:::1600									14			
ETHERNET MII	ENET_PHY_TX_ER	:::8000:9200	5								14 27		
	ENET_LINK_TX_ER	:::1400									14		
	ENET_PHY_TX_EN	:::8000:9200	5								14 27		
	ENET_LINK_TX_EN	:::1400									14		
	ENET_MDIO	:::8000:9000									14 27		
	ENET_MDC	:::8000:9000									14 27		
	ENET_COL	:::7500:9000									14 27		
	ENET_CRS	:::7500:9000									14 27		
	FW_LINK_DATA<7..0>	:::2700:3500	5								14 28		
	FW_PHY_DATA<7..0>	:::4700:5500	5								14 28		
	FW_LINK_CNTL<1..0>	:::9000:10000									14 28		
	FW_PHY_CNTL<1..0>	:::1300									14 28		
	FW_LINK_LREQ	:::1300									14 28		
	FW_PHY_LREQ	:::8500:9500									14 28		
	FW_PINT	:::8500:9500									14 28		
5	Differential Signals	ETHERNET	MDI_M<0>	ENET_MDIO	ENET_MDIO	ENET_MDIO:H49_31:TL_11:100						27	
		MDI_P<0>	ENET_MDIO	ENET_MDIO:H49_29:TL_12:100								27	
		MDI_M<1>	ENET_MDIO1	ENET_MDIO1:H49_34:TL_8:100				SPACING DELETED BECAUSE OF PHYSICAL CONSTRAINTS AROUND MARVELL PHY				27	
		MDI_P<1>	ENET_MDIO1	ENET_MDIO1:H49_33:TL_9:100								27	
		MDI_M<2>	ENET_MDIO2	ENET_MDIO2:H49_41:TL_5:100								27	
		MDI_P<2>	ENET_MDIO2	ENET_MDIO2:H49_39:TL_6:100								27	
		MDI_M<3>	ENET_MDIO3	ENET_MDIO3:H49_43:TL_2:100								27	
		MDI_P<3>	ENET_MDIO3	ENET_MDIO3:H49_42:TL_3:100								27	
		RJ45_DN<0>	RJ45_DP0	RJ45_DP0:TL_14:J18_2:100				10 MIL SPACING				27 39	
		RJ45_DP<0>	RJ45_DP0	RJ45_DP0:TL_13:J18_1:100				10 MIL SPACING				27 39	
		RJ45_DN<1>	RJ45_DP1	RJ45_DP1:TL_17:J18_6:100				10 MIL SPACING				27 39	
		RJ45_DP<1>	RJ45_DP1	RJ45_DP1:TL_16:J18_3:100				10 MIL SPACING				27 39	
		RJ45_DN<2>	RJ45_DP2	RJ45_DP2:TL_20:J18_5:100				10 MIL SPACING				27 39	
		RJ45_DP<2>	RJ45_DP2	RJ45_DP2:TL_19:J18_4:100				10 MIL SPACING				27 39	
		RJ45_DN<3>	RJ45_DP3	RJ45_DP3:TL_23:J18_8:100				10 MIL SPACING				27 39	
		RJ45_DP<3>	RJ45_DP3	RJ45_DP3:TL_22:J18_7:100				10 MIL SPACING				27 39	
		FW_TPAON	FW_TPA0	FW_TPA0:::44				10 MIL SPACING				28 29	
		FW_TPAOP	FW_TPA0	FW_TPA0:::44				10 MIL SPACING				28 29	
		FW_TPBON	FW_TPB0	FW_TPB0:::44				10 MIL SPACING				28 29	
		FW_TPBOP	FW_TPB0	FW_TPB0:::44				10 MIL SPACING				28 29	
		FW_TPION	FW_TPI0	FW_TPI0:::44				10 MIL SPACING				28 29	
		FW_TPIOP	FW_TPI0	FW_TPI0:::44				10 MIL SPACING				28 29	
		FW_TPOON	FW_TPO0										

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1772_PCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10		
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_PSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10			
1772_PLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10			
1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10			
PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10		
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10		
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10		
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10		
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10		
	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		
	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10		
MISC	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		
	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25		
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25		
TRACKPAD	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25		
	TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25		
	KBD_LED1_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10		
	KBD_LED2_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10		
	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	FAN2_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15	
	HALL EFFECT	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	GND
		VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND1
VOLTAGE=0V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND2	
VOLTAGE=0V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND3	
VOLTAGE=0V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND4	
VOLTAGE=0V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND5	
VIDEO	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND6	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
L3 CACHE	L3_VREF	VOLTAGE=0.75V	MIN_LINE_WIDTH=10	
	L3_CLK_REF	VOLTAGE=0.75V	MIN_LINE_WIDTH=10	
	L3_OVDD	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	
INTREPID	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
PLLS	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15
REFERENCE	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
CARDBUS	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
NVIDIA NV17MAP	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
SILICON IMAGE 88E1111	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	IM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
USB 2.0	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
INTREPID SSCG	+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10		
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10		
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10		
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10		
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10		
MAX1715 2.5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8		
1.5V SWITCHER	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_ILIM				
	2.5V_ILIM				
	MAX1715_TON				
	MAX1715_SKIP				
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8		
CONTROL	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10	
	VCORE_DH				
	VCORE_DL				
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	VCORE_ILIM				
	VCORE_BEF				
LTC1778	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8		
	VCORE_CC				
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8		
	VCORE_TIME				
	VCORE_VGATE				
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30		
	VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8		
	VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8		
	VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8		
	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
LTC3411	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1778_TG				
	1778_BG				
	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1778_IGN				
	1778_ITH				
	1778_ITH_RC				
LTC1962 INT PLLS	1.5V_2.5V_OK				
	1778_VFB				
	1778_FCB				
	1778_VRNG				
	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1.8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1.8V_VFB				
	LTC3411_ITH_RC				
	LTC3411_ITH				
LTC3411_SYNC					
LTC3411_SHDN					
LTC1962_INT_VIN					
LTC1962_L3_VIN					
LTC1962_L3_VOUT					
LTC1962_LV5_VIN					
LTC1962_LV5_VOUT					

SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	38 44	
NONE			

FUNCTIONAL TEST POINTS

	8	7	6	5	4	3	2	1
	FUNC_TEST=YES JTAG ASIC_TMS 14 27	FUNC_TEST=YES TMS_CONN_CLKP 22 37	FUNC_TEST=TRUE TV_C 22	FUNC_TEST=TRUE PCI_AD<7> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_PAR 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_CS0_L 24 37	FUNC_TEST=TRUE KBD_X<9> 23 30	FUNC_TEST=TRUE +5V_INV_SW 22 38
	FUNC_TEST=YES JTAG ASIC_TDI 14	FUNC_TEST=YES VGA_R 22	FUNC_TEST=TRUE TV_Y 22	FUNC_TEST=TRUE PCI_AD<8> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<0> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_CS1_L 24 37	FUNC_TEST=TRUE KBD_Y<0> 23 30	FUNC_TEST=TRUE LEFT_USB_DM 24 26 37
	FUNC_TEST=YES JTAG ASIC_TDO_TP 27	FUNC_TEST=YES VGA_G 22	FUNC_TEST=TRUE TV_COMP 22	FUNC_TEST=TRUE PCI_AD<9> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<1> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RST_L 24 37	FUNC_TEST=TRUE KBD_Y<1> 23 30	FUNC_TEST=TRUE LEFT_USB_DP 24 26 37
	FUNC_TEST=YES JTAG ASIC_TCK 14 27	FUNC_TEST=YES VGA_B 22	FUNC_TEST=TRUE SND_TO_AUDIO 15 25	FUNC_TEST=TRUE PCI_AD<10> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<2> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_WR_L 24 37	FUNC_TEST=TRUE KBD_Y<2> 23 30	FUNC_TEST=TRUE RIGHT_USB_DM 26 32 37
	FUNC_TEST=YES JTAG ASIC_TRST_L 14 27	FUNC_TEST=YES VGA_VSYNC 21 22	FUNC_TEST=TRUE SND_SYNC 15 25	FUNC_TEST=TRUE PCI_AD<11> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<3> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_IOCHRDY 24 37	FUNC_TEST=TRUE KBD_Y<3> 23 30	FUNC_TEST=TRUE RIGHT_USB_DP 26 32 37
	FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 21 22	FUNC_TEST=TRUE SND_CLKOUT 15 25 36	FUNC_TEST=TRUE PCI_AD<12> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_REQ_L 13 24	FUNC_TEST=TRUE EIDE_OPTICAL_INT 24 37	FUNC_TEST=TRUE KBD_Y<4> 23 30	FUNC_TEST=TRUE NEC_LEFT_USB_PWREN 24 26
	FUNC_TEST=YES CPU_HRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22	FUNC_TEST=TRUE SND_HP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<13> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_GNT_L 13 24	FUNC_TEST=TRUE TPAD_F_TXD 23	FUNC_TEST=TRUE KBD_Y<5> 23 30	FUNC_TEST=TRUE NEC_LEFT_USB_OVERCURRENT 24 26
	FUNC_TEST=YES CPU_HRESET_L 5 7 23	FUNC_TEST=YES DVI_DDC_DATA_UP 22	FUNC_TEST=TRUE SND_AMP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<14> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_INT_L 15 24	FUNC_TEST=TRUE TPAD_F_RXD 23	FUNC_TEST=TRUE KBD_Y<6> 23 30	FUNC_TEST=TRUE NEC_RIGHT_USB_PWREN 26 32
	FUNC_TEST=YES JTAG_CPU_TMS 5 23	FUNC_TEST=YES DVI_HPD_UP 22	FUNC_TEST=TRUE INT_AUDIO_TO_SND 15 25	FUNC_TEST=TRUE PCI_AD<15> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<0> 24 37	FUNC_TEST=TRUE LID_CLOSED_L 23	FUNC_TEST=TRUE KBD_Y<7> 23 30	FUNC_TEST=TRUE NEC_RIGHT_USB_OVERCURRENT 26 32
	FUNC_TEST=YES JTAG_CPU_TDI 5 23	FUNC_TEST=YES LVDS_L0N 20 22 37	FUNC_TEST=TRUE SND_SCLK 15 25 36	FUNC_TEST=TRUE PCI_AD<16> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<1> 24 37	FUNC_TEST=TRUE COMM_RESET_L 15 25	FUNC_TEST=TRUE KBD_NUMLOCK_LED 23	FUNC_TEST=TRUE DCDC_EN 20 29 32 33 34
	FUNC_TEST=YES JTAG_CPU_TDO_TP 5	FUNC_TEST=YES LVDS_L0P 20 22 37	FUNC_TEST=TRUE SND_HW_RESET_L 15 25	FUNC_TEST=TRUE PCI_AD<17> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<2> 24 37	FUNC_TEST=TRUE COMM_SHUTDOWN 15 25	FUNC_TEST=TRUE +BATT_POS 31 38	FUNC_TEST=TRUE BBANG_HRESET_L 23
	FUNC_TEST=YES JTAG_CPU_TCK 5 23	FUNC_TEST=YES LVDS_L1N 20 22 37	FUNC_TEST=TRUE SND_HP_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<18> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<3> 24 37	FUNC_TEST=TRUE COMM_RING_DET_L 15 25 30	FUNC_TEST=TRUE BATT_CLK 31	FUNC_TEST=TRUE LT1962_L3_ADJ 6
	FUNC_TEST=YES JTAG_CPU_TEST_L 5 23	FUNC_TEST=YES LVDS_L1P 20 22 37	FUNC_TEST=TRUE SND_L1N_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<19> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<4> 24 37	FUNC_TEST=TRUE KBD_ID 23 30	FUNC_TEST=TRUE BATT_DATA 31	FUNC_TEST=TRUE MAIN_RESET_L 18 19 21 24 26 30
	FUNC_TEST=YES JTAG_L3_TMS 8	FUNC_TEST=YES LVDS_L2N 20 22 37	FUNC_TEST=TRUE INT_I2C_DATA2 15 25	FUNC_TEST=TRUE PCI_AD<20> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<5> 24 37	FUNC_TEST=TRUE +5V_TPAD_SLEEP 23 38	FUNC_TEST=TRUE BATT_NEG 31 38	FUNC_TEST=TRUE RF_DISABLE_L_SFEN 24
	FUNC_TEST=YES JTAG_L3_TDI_TP 8	FUNC_TEST=YES LVDS_L2P 20 22 37	FUNC_TEST=TRUE INT_I2C_CLK2 15 25	FUNC_TEST=TRUE PCI_AD<21> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<6> 24 37	FUNC_TEST=TRUE +3V_HALL_EFFECT 23 38	FUNC_TEST=TRUE PMU_BATT_DET_L 10 31	FUNC_TEST=TRUE AIRPORT_CLKREQN_L 24
	FUNC_TEST=YES JTAG_L3_TDO_TP 8	FUNC_TEST=YES CLKLVDS_LN 20 22 37	FUNC_TEST=TRUE USB_D1M 15 26	FUNC_TEST=TRUE PCI_AD<22> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<7> 24 37	FUNC_TEST=TRUE KBD_CAPSLOCK_LED 23	FUNC_TEST=TRUE FAN1_GND 25 38	FUNC_TEST=TRUE ROM_RM_L 10 13 24
	FUNC_TEST=YES JTAG_L3_TCK 8	FUNC_TEST=YES CLKLVDS_LP 20 22 37	FUNC_TEST=TRUE USB_D1P 15 26	FUNC_TEST=TRUE PCI_AD<23> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<8> 24 37	FUNC_TEST=TRUE KBD_FUNCTION_L 23 30	FUNC_TEST=TRUE FAN1_TACH 25	FUNC_TEST=TRUE ROM_ONBOARD_CS_L 10 24
	FUNC_TEST=YES INT_I2C_CLK0 12 14 23	FUNC_TEST=YES LVDS_U0N 20 22 37	NO LONGER NEEDED BY TEST GROUP FUNC_TEST=TRUE USB_D2M 15 26	FUNC_TEST=TRUE PCI_AD<24> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<9> 24 37	FUNC_TEST=TRUE KBD_CONTROL_L 23 30	FUNC_TEST=TRUE FAN2_GND 25 38	FUNC_TEST=TRUE ROM_CS_L 10 13 24
	FUNC_TEST=YES INT_I2C_DATA0 12 14 23	FUNC_TEST=YES LVDS_U0P 20 22 37	FUNC_TEST=TRUE USB_D2P 15 26	FUNC_TEST=TRUE PCI_AD<25> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<10> 24 37	FUNC_TEST=TRUE KBD_COMMAND_L 23 30	FUNC_TEST=TRUE FAN2_TACH 25	FUNC_TEST=TRUE CLK33M_AIRPORT 13 24 36
	FUNC_TEST=YES INT_I2C_CLK1 14 15 25	FUNC_TEST=YES LVDS_U1N 20 22 37	FUNC_TEST=TRUE BT_USB_DM 15 24 37	FUNC_TEST=TRUE PCI_AD<26> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<11> 24 37	FUNC_TEST=TRUE KBD_OPTION_L 23 30	FUNC_TEST=TRUE RJ45_DP<0> 27 37	FUNC_TEST=TRUE AIRPORT_IDSEL 24
	FUNC_TEST=YES INT_I2C_DATA1 14 15 25	FUNC_TEST=YES LVDS_U1P 20 22 37	FUNC_TEST=TRUE BT_USB_DP 15 24 37	FUNC_TEST=TRUE PCI_AD<27> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<12> 24 37	FUNC_TEST=TRUE KBD_SHIFT_L 23 30	FUNC_TEST=TRUE RJ45_DN<0> 27 37	FUNC_TEST=TRUE ROM_OE_L 10 13 24
	FUNC_TEST=YES CBUS_DET_1_L 18	FUNC_TEST=YES LVDS_U2N 20 22 37	FUNC_TEST=TRUE MODEM_USB_DM 15 25 37	FUNC_TEST=TRUE PCI_AD<28> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<13> 24 37	FUNC_TEST=TRUE KBD_X<0> 23 30	FUNC_TEST=TRUE RJ45_DP<1> 27 37	FUNC_TEST=TRUE +24V_PBUS 38
	FUNC_TEST=YES CBUS_DET_2_L 18	FUNC_TEST=YES LVDS_U2P 20 22 37	FUNC_TEST=TRUE MODEM_USB_DP 15 25 37	FUNC_TEST=TRUE PCI_AD<29> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<14> 24 37	FUNC_TEST=TRUE KBD_X<1> 23 30	FUNC_TEST=TRUE RJ45_DN<1> 27 37	FUNC_TEST=TRUE GPU_VCORE 20 38
	FUNC_TEST=TRUE TMS_DP<0> 20 21 22 37	FUNC_TEST=TRUE CLKLVDS_UN 20 22 37	FUNC_TEST=TRUE PCI_AD<0> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<30> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<15> 24 37	FUNC_TEST=TRUE KBD_X<2> 23 30	FUNC_TEST=TRUE RJ45_DP<2> 27 37	FUNC_TEST=TRUE CPU_VCORE_SLEEP 5 34 38
	FUNC_TEST=TRUE TMS_DP<0> 20 21 22 37	FUNC_TEST=TRUE CLKLVDS_UP 20 22 37	FUNC_TEST=TRUE PCI_AD<1> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<31> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMA_RQ 24 36 24 37	FUNC_TEST=TRUE KBD_X<3> 23 30	FUNC_TEST=TRUE RJ45_DN<2> 27 37	FUNC_TEST=TRUE VCORE_FB 34 38
	FUNC_TEST=TRUE TMS_DN<1> 20 21 22 37	FUNC_TEST=TRUE LVDS_DDC_CLK 20 22	FUNC_TEST=TRUE PCI_AD<2> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_FRAME_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RD_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<4> 23 30	FUNC_TEST=TRUE RJ45_DP<3> 27 37	FUNC_TEST=TRUE +1_RV_MAIN 38
	FUNC_TEST=TRUE TMS_DP<1> 20 21 22 37	FUNC_TEST=TRUE LVDS_DDC_DATA 20 22	FUNC_TEST=TRUE PCI_AD<3> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_TRDY_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMAACK_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<5> 23 30	FUNC_TEST=TRUE RJ45_DN<3> 27 37	FUNC_TEST=TRUE +3V_PMU 38
	FUNC_TEST=TRUE TMS_DN<2> 20 21 22 37	FUNC_TEST=TRUE BRIGHT_PWM 22	FUNC_TEST=TRUE PCI_AD<4> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_TRDY_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<0> 24 37	FUNC_TEST=TRUE KBD_X<6> 23 30	FUNC_TEST=TRUE RJ45_DN<4> 27 37	FUNC_TEST=TRUE +5V_DDC_SLEEP 22 38
	FUNC_TEST=TRUE TMS_DP<2> 20 21 22 37	FUNC_TEST=TRUE TV_GND1 22 38	FUNC_TEST=TRUE PCI_AD<5> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_DEVSEL_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<1> 24 37	FUNC_TEST=TRUE KBD_X<7> 23 30	FUNC_TEST=TRUE FW_TPOOR 29 38	FUNC_TEST=TRUE +12_RV_INV 22 38
	FUNC_TEST=TRUE TMS_CONN_CLKN 22 37	FUNC_TEST=TRUE TV_GND2 22 38	FUNC_TEST=TRUE PCI_AD<6> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_STOP_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<2> 24 37	FUNC_TEST=TRUE KBD_X<8> 23 30		

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	39 OF 44	
NONE			

REVISION HISTORY

RELEASED FOR PROTO 1 RELEASED FOR PROTO 1

REV 1.1 - 08/14/02

- 149/ UPDATED SOME NETS FOR CONCEPT 14.2 COMPLIANCE (PG 30,36)
- 150/ CORRECTED FMI PART NUMBER (PG 2)
- 151/ DELETED 4 0805 BULK CAPS AND ADDED 20 0402 BYPASS CAPS ON DDR SODIMM CONNECTOR (PG 12)
- 152/ REPINNED OUT J13 (HARD DRIVE) CONNECTOR FOR BETTER FLEX ROUTING (PG 24)
- 153/ ADDED A FEW MORE COMPONENTS TO ALS CIRCUIT BASED ON THAI'S RECOMMENDATIONS (PG 23)
- 154/ REMOVED PROTO1 CONNECTOR OPTIONS (PG 1, 22, 26, 27)
- 155/ ADDED USB 2.0 CONTROLLER (PG 26)
- 156/ CHANGED TO SPIDEX 39PIN ZIP CONNECTOR AND PINOUT (PG 23)
- 157/ ADDED INTREPID SSCG CHIP SUPPORT (PG 15)
- 158/ CONSOLIDATED BOMS
- 159/ UPDATED USB 2.0 SIGNAL CONSTRAINTS (PG 26)
- 160/ CHANGED CPU CORE VOLTAGE TO 1.45V FAST/1.40V SLOW (PG 33)
- 161/ ADDED +3V SLEEP TO TUBA CONNECTOR (PG 25)
- 162/ MERGED MAXBUS_MAIN WITH MAXBUS_SLEEP BECAUSE INTREPID MAXBUS I/O CAN BE POWERED DOWN IN SLEEP (PG 16,17)
- 163/ DELETED ZT17 AND ZT2 BECAUSE THEY ARE NO LONGER NEEDED (PG 4)
- 164/ CHANGED FL1 TO NEW COMMON MODE CHOKES FOR FIREWIRE A (PG 28)
- 165/ CHANGED CRYSTAL VOLTAGE DIVIDER FOR FIREWIRE PHY TO 50/100 (BILL'S RECOMMENDATION) (PG 28)
- 166/ ADDED ZN7002 TO PREVENT PMU_SLEEP_LED_L FROM PUMPING UP +3V_MAIN DURING SHUTDOWN (PG 23)

REV 2.0 - 08/26/02

- 167/ DELETED USB POWER FET (PG 23)
- 168/ CHANGED 14PIN ZIP CONNECTORS AND PINOUT (PG 24,31)
- 169/ CONNECTED VGATE TO EXTINT10 BECAUSE NEED INTERRUPT CONTROL (PG 15)
- 170/ UPDATED A FEW CONSTRAINTS
- 171/ ADDED NEW QUAD-VCORE CONTROL CIRCUITRY (PG 33)
- 172/ CHANGED OPTICAL CONNECTOR PINOUT (PG 24)
- 173/ ADDED PMU_LID_CLOSED_L SIGNAL TO LMU (PG 23)
- 174/ ADDED Q11 ADAPTER DETECTION SCHEME (PG 29)
- 175/ ADDED DEDICATED RC FILTERING FOR PORTO TX 0 (PG 28)
- 176/ ADDED STUFFING OPTION FOR DSI1 PIN ON FIREWIRE PHY (PG 28)
- 177/ CHANGED STUFFING OPTION TO RAISE PLL VOLTAGE TO 1.95V FOR FW (PG 28)
- 178/ DELETED C741 (100UF INPUT CAP TO +3V_SLEEP) (PG 32)
- 179/ DELETED C757 (0.22UF BYPASS CAP FOR PCII510) TO EASE TESTPOINT CONSTRAINTS (PG 18)
- 180/ SEPARATED PULL-UP FOR PCI_SERR_L AND PCI_FERR_L (PG 18,26)
- 181/ CHANGED SYSCLK_CPU, INT_PCI_FB_OUT, AND INT_AGP_FB_OUT SERIES RESISTOR VALUE (PG 9, 13)
- 182/ CHANGED C533, C539 AND 270PF AND CHANGED CONNECTIONS (PG 32)
- 183/ ADDED 4.7K CAP ON Q51 GATE (PG 31)
- 184/ ADDED EMI SHIELD FOR INVERTER CHGND (PG 4)
- 185/ UPDATED MORE CONSTRAINTS
- 186/ CHANGED STUFFING OPTION TO FORCE 3V/5V INTO FORCE CONTINUOUS MODE TO REDUCE INDUCTOR SINGING (PG 32)
- 187/ CHANGED FW DVDD LDO TO 1.95V PER BILL'S RECOMMENDATION (PG 28)
- 189/ REMOVED C195 - 1.5V AGP DOUBLED BYPASS), C24,C20 - 3VMAIN (DOUBLED BYPASS) FOR TESTPOINTS (PG 17)
- 190/ REMOVED C91 - 1.5V AGP BULK CAP BECAUSE THERE ARE 4 ON INTREPID SIDE ALREADY (PG 20)
- 191/ CHANGED STUFFING OPTION TO FORCE 14V INTO FORCE CONTINUOUS MODE TO REDUCE INDUCTOR SINGING (PG 31)
- 192/ CHANGED STUFFING OPTION TO RAISE MARVELL CORE VOLTAGE TO 1.32V (PG 27)
- 193/ REMOVED COMMON MODE CHOKES FOR FIREWIRE B SIGNALS (PG 28)
- 194/ CHANGED LINE WIDTH FOR FIREWIRE SIGNALS TO MAKE THEM 50OHM SINGLE AND 110OHM DIFFERENTIAL (PG 36)
- 195/ CHANGED STUFFING OPTION TO ENABLE 1.5V_LDO AND MAKE 1.5V_MAIN INTO 1.8V (PG 16, 19, 34)
- 196/ ADDED BACK IN COMMON MODE CHOKES FOR FIREWIRE B TO ENSURE TESTABILITY (PG 28)

RELEASED FOR PROTO 2 RELEASED FOR PROTO 2

- 197/ STUFFED 20K FEEDBACK RESISTOR FOR MARVELL 88E1111 CRYSTAL (PG 27)
- 198/ NO STUFFED 4700PF FOR 14V PBUS GATE - C741 (PG 31)
- 199/ NO STUFFED L4 AND L5, FIREWIRE COMMON MODE CHOKES (PG 28)
- 200/ CHANGED BOOTROM APN FOR SHARP DIE-SHRINK PACKAGE (PG 10)
- 201/ CHANGED VCORE STUFFING OPTION FOR 1GHZ PROCESSOR (PG 33)

REV 3.0 - 09/20/02

- 202/ COMBINED FIREWIRE FUSE INTO ONE TO LIMIT PORT POWER TO 22W@24V OR 13.5W@15V (PG 28)
- 203/ UPDATED L3 SYMBOLS TO REFLECT MISSING SA17 SIGNAL ON 4MBIT PARTS VS. 8MBIT PARTS (PG 8)
- 204/ CHANGED TO NEW SPIDEX CONNECTOR AND PINOUT (PG 23)
- 205/ REMOVED P93 SUPPORT CIRCUIT (PG 25)
- 206/ ADDED 0 OHM RESISTOR FOR 2.5V_MARVELL TO MEASURE CURRENT (PG 27)
- 207/ ADDED 0 OHM RESISTOR FOR POWER BUTTON - DEBUG (PG 25)
- 208/ ADDED 2 JUMPERS FOR PMU_RESET_BUTTON_L AND PMU_NMI_BUTTON_L (PG 25)
- 209/ CHANGED TO PROTO2 BOM OPTION - INTREPID REV 2.0, AND MARVELL 2.0 CHANGES

RELEASED FOR PROTO 2-ENCLOSURE RELEASED FOR PROTO 2-ENCLOSURE

LAST MINUTE BOM CHANGES FOR PROTO2-ENCLOSURE (9/25/02)

- 210/ CHANGED R474 TO 49.9K, 1%, R475 TO 1.0K, 1%, AND R683 TO 10.7K, 1% (PG 30)
- 211/ CHANGED INTREPID PART NUMBER TO REV 2.0 (PG 9-16)

REV 4.0 - 10/24/02

- 212/ ADDED 10K PULL-UP STUFFING OPTION TO CG_ADDRSEL AND 10K PULL-DOWN STUFFING OPTION TO CG_FSEL (PG 15)
- 213/ REMOVED ZEBRA 15/16 SUPPORT (PG 28)
- 214/ REMOVED NO_TEST=TRUE PROPERTY ON MAXBUS/L3 BUS (PG 35)
- 215/ ADDED FUNCTIONAL TEST POINT DEFINITION (PG 38)
- 216/ REPLACED I2F7822 IN THE BATTERY CHARGER AND 14V SWITCHER SECTION WITH I2F7811W (PG 30, 31)
- 217/ DELETED CAPACITOR OPTION ON INT_CPUFB_IN - MAKE RISE/FALL TIME WORSE (PG 9)
- 218/ CHANGED POWER SUPPLY TO FAN TO +3V_SLEEP (PG 25)
- 219/ UPDATED TO NEW EMI SHIELD PART NUMBER, AND NEW 300MHZ SRAM PART NUMBER (PG 4, 8)
- 220/ SWITCHED TO NEW 16PIN MODEM CONNECTOR (PG 25)
- 221/ FIXED AGP CLOCK CONSTRAINTS (PG 13,35)
- 222/ DELETED PULL-UP RESISTOR TO VCORE_VCC ON VGATE SINCE THERE'S A 10K PULL-UP RESISTOR ON INTREPID SIDE (PG 33)
- 223/ ADDED BACK INDIVIDUAL FUSE FOR FIREWIRE PORT (PG 28)
- 224/ SEPARATED FW PORTS TO ANOTHER PAGE; UPDATED PIN DEFINITIONS (PG 28, 29)
- 225/ ADDED 2 10K PULL-UP TO USB NC PINS (M6 AND P6) - PER NEC (PG 26)
- 226/ CHANGED SMBUS PULL-UP RESISTOR TO 7.15K (DON'T HAVE ANOTHER 5% -7K RESISTOR IN BOM) - PER IBOOK (PG 30)
- 227/ DELETED ALL INTREPID_REV1 STUFFING OPTION (PG 9-16)
- 228/ CHANGED TO NEW MOUNTING HOLE SIZES - ALL INCREASED BY 0.2MM IN DIAMETER EXCEPT FOR THREE CPU MTG HOLES (PG 4)
- 229/ CHANGED BOM OPTION TO 167MHZ BUS WITH PLL SET TO 1GHZ/833MHZ (PG 7,9)
- 230/ CHANGED TO 10K PULL-DOWN FOR MOD_DTI, MOD_SYNC, AND MOD_BITCLK - PER INTREPID PADS SPREADSHEET (PG 14)
- 231/ CHANGED JUMPER PADS FOR PMU_RESET_L AND PMU_NMI_L TO 0603 RESISTOR PADS (PG 25)
- 232/ ADDED DAMPING RESISTOR FOR 8MHZ CRYSTAL (PG 23)
- 233/ CHANGED INT_PLL_RM_PD TO PULL-DOWN AND CHANGED JTAG_ENET_TDI TO PULL-UP (PG 14)
- 234/ DISCONNECTED FW_LKON FROM INT_EXTINT3_PU BECAUSE FW_LKON OUTPUT NOW WORKS FINE (PG 15)
- 235/ CHANGED R21 TO +3V_SLEEP TO PREVENT LEAKAGE TO MAXBUS_SLEEP BEFORE LMU SETS OUTPUT AS OPEN-DRAIN (PG 23)
- 236/ CHANGED FW_PD AND FW_PU TO 5% RESISTORS (PG 28)
- 237/ ADDED FIREWIRE PORT CURRENT LIMITER (PG 29)
- 238/ CHANGED +14V_PBUS TO +PBUS SINCE THE VOLTAGE MAY CHANGE BACK AND FORTH (PG ALL)
- 239/ ADDED A29 ADAPTER DETECT (PG 30)
- 240/ ADDED NEW SYSTEM CURRENT MONITOR FOR +PBUS (PG 31)
- 241/ DELETED OLD BATTERY CURRENT LIMITER CIRCUIT (PG 31)
- 242/ ADDED C843 TO SPEED UP Q10 TURN ON AND CHANGED Q14 TURN ON TO AC_IN (PG 31)
- 243/ REMOVED C650 (2MILLIOMH) SENSE RESISTOR FROM CPU_VCORE SWITCHER BECAUSE IT CAUSES TOO MUCH DROOP ON VOLTAGE (PG 34)
- 244/ REPLACED LMC5452 WITH LMC1111 BECAUSE ONLY NEED 1 OP-AMP (PG 31)
- 245/ CHANGED LTC4210 TIMER CAPACITOR TO ONE 0805 INSTEAD OF TWO 0402 (PG 29)
- 246/ FINALIZED ALL POWER SUPPLY CHANGES (PG 29-32)
- 247/ CHANGED TO NEW CALIFORNIA MICRO DEVICES LOW-CAPACITANCE ESD DIODES FOR FIREWIRE (PG 29)
- 248/ ADDED 1K PULL-DOWN TO FW_DS1, FW_SE, AND FW_SM INPUTS PER TI'S RECOMMENDATION (PG 28)
- 249/ CHANGED DSI1 (PIN 32) TO PULL-UP FOR A-ONLY OPERATION (PG 28)
- 250/ ADDED MORE FUNCTIONAL TEST POINTS PER MAYRA'S INPUT (PG 39)
- 251/ CHANGED BACK TO OLD BAV99DW DIODES BECAUSE CMD1210 CAN ONLY HANDLE 8MA FORWARD CURRENT (PG 29)
- 252/ REMOVED COMMON MODE CHOKES FOR FIREWIRE B (PG 29)
- 253/ ADDED PULL-UP TO PMU_SLEEP_LED_L AND CHANGED R451 TO PULL-DOWN SLEEP_LED_H TO ENSURE STATES WHEN CHIPS TRISTATE OUTPUTS (PG 23)
- 254/ ADDED SILLICON IMAGE S11162 - FIRST PASS (PG 21)
- 255/ UPDATED DVT_IPO CIRCUIT PER HYDRA IMPLEMENTATION (PG 22)
- 256/ REPINNED OUT TUBA CONNECTOR (PG 25)
- 257/ SWAPPED JTAG_CPU_TRST_L AND JTAG_CPU_TDI WITH SENSOR5_I2C*_PD BECAUSE 200OHM PULL-DOWN PREVENTS IN-CIRCUIT PROGRAMMING ON PA0
- 258/ REMOVED XM17 - CPU_VCORE_JUMPER - FOR HUGE COPPER POUR (PG 34)
- 259/ ADDED PART NUMBER TABLE FOR SPEAKER CLIP (PG 4)
- 260/ MIRRORRED AIRPORT CONNECTOR BECAUSE CONNECTIONS ARE MIRRORRED ON THE FLEX (PG 24)
- 261/ FINALIZED ALL CHANGES FOR S11162 PART - RUNNING HIGH SWING MODE (PG 21)
- 262/ CHANGED TO SI3446DV FOR FAN FETS (PG 25)

- 263/ PULLED DS2 HIGH TO SHUT-OFF PORT 3 ON FIREWIRE PHY COMPLETELY (PG 28)
- 264/ ADDED ONE MORE 1000UF POSCAP ON CPU_VCORE_SLEEP TO REDUCE RIPPLE BY ANOTHER 10MV, AND CHANGED OFFSET TO +30MV (PG 34)
- 265/ FINE TUNED PCI SERIES RESISTOR R VALUES FOR EMI AND DIVIDED CY28512 OUTPUT FROM 2.5V TO 1.5V (PG 13,15)
- 266/ CY28512 NOW RUNS ON 3V_MAIN AND 2.5V_MAIN... UPDATED THE STRAPS TOO (PG 15)
- 267/ ALS SENSOR IS NOW RUNNING DURING SLEEP PER THAI'S REQUEST (PG 23)
- 268/ CHGND1 NOW SPLITS INTO CHGND1 AND CHGND6 BECAUSE OF FIREWIRE B ROUTING ON THE SURFACE (PG 29)
- 269/ SEPARATED 0 OHM RESISTORS FOR EACH FIREWIRE GROUND PINS (PG 29)
- 270/ CY28512 RESET PIN NOW GOES TO +3V_MAIN - INT_RESET_L WILL NOT WORK (PG 15)
- 271/ CHANGED PULL-UPS FOR FAN CONTROL SIGNALS TO +3V_SLEEP - LEAKAGE PROBLEM THROUGH THE FAN (PG 25)
- 272/ NO STUFFED PULL-UP RESISTORS FOR EIDE_RESET AND EIDE_UMAACK_L - PER MKE DRIVE SPEC (PG 24)

RELEASED FOR EVT RELEASED FOR EVT

LAST MINUTE BOM CHANGES FOR PROTO2 (10/29/02)

- 273/ UPDATED BOMOPTION *NO_SSCG* TO *NO_SSCG* (PG 9)
- 274/ FIXED SYSTEM BUS TO 167MHZ OPERATION BECAUSE WE ARE USING INTREPID 2.0 (PG 15)

REV 5.0 - 12/03/02

- 275/ P50 IS ONLY POWERED BY +3V_SLEEP NOW (PG 24)
- 276/ CHANGED TO ONE 1.5A FIREWIRE FUSE (PG 29)
- 277/ ADDED PULL-DOWN TO P50'S CLARKON_L SIGNAL AND NO CONNECTED P50'S PME SIGNAL (PG 24)
- 278/ CHANGED PCI PULL-UP RESISTORS TO +3V_SLEEP TO SUPPORT P50 D3COLD (PG 13)
- 279/ ADDED TWO 4.7UF BULK CAPS NEAR THE FAN CONNECTORS (PG 25)
- 280/ FAN POWER GOES BACK TO +5V_SLEEP (PG 25)
- 281/ NEW PART NUMBERS FOR INTREPID 2.1, ZEBRA-17, BS520, 50x80PIN CONNECTORS, NEW CPU DESC.
- 282/ NEW BOOT ROM AND LMU PART NUMBERS (PG 11, 23)
- 283/ FIXED DRCS AROUND S11162 BY CHANGING CONSTRAINTS (PG 21)
- 284/ ADDED SLEEP FET FOR +5V_SOUND (PG 25)
- 285/ ADDED 5A FUSE FOR FIREWIRE PORT POWER - FOR SAFETY COMPLIANCE (PG 29)
- 286/ ADDED ESD AND LATE VG PROTECTION FOR FIREWIRE (PG 29)
- 287/ CHANGED NOMINAL VCORE VOLTAGE TO 1.36V BECAUSE OF +/-50 MV REQUIREMENT ON GPU_VCORE (PG 20)
- 288/ CHANGED S11162 TO RISING CLOCK EDGE - STUFFING CHANGE (PG 21)
- 289/ ADDED DUAL SCHOTTKY FOR FIREWIRE PHY POWER (PG 28)
- 290/ ADDED STUFFING OPTION TO FEED MAIN_RESET_L TO PCII510 (PG 18)
- 291/ LOADED IN NEW MECHANICAL SYMBOLS FOR WIRELESS, CARDBUS, AND HARD/OPTICAL DRIVES
- 292/ NO STUFFED R888 BECAUSE THERE'S A WEAK INTERNAL PULL-UP ALREADY (PG 15)
- 293/ ADDED TWO 0805 ZERO OHM RESISTORS TO FEED IN EITHER +2.5V_SLEEP OR +2.5V_MAIN TO INTREPID (PG 16)
- 294/ CHANGED CPU_VCORE SWITCHER BOM OPTIONS TO REDUCE JITTER ON SUPPLY (PG 20)
- 295/ CONNECTED MAX4172 POWER TO +ADAPTER_SW TO SAVE IMA WHEN RUNNING ON BATTERY ONLY (PG 31)
- 296/ CHANGED Q47 AND Q58 TO 7811W FOR BOM CONSOLIDATION - ALSO CHANGED R348 AND R353 TO 113K TO ADJUST CURRENT LIMIT (PG 35)
- 297/ UPDATED BOM OPTION FOR SSCG (PG 9, 15)
- 298/ CHANGED RESET CAP TO 0.22UF ON TI PHY PER TI'S RECOMMENDATION (PG 28)
- 299/ UPDATED TO NEW TUBA CONNECTOR PINOUT (PG 25)
- 300/ CHANGED BOOTROM RESET TO INT_RESET_L FOR ICT (PG 10)
- 301/ ADDED 4 ZERO OHM RESISTORS TO NO STUFF THE QUAD_VCORE OPTION (PG 34)
- 302/ CHANGED ALL 132S1061 (0805 PACKAGE) TO 132S0046 (0603 PACKAGE) - (PG ALL)
- 303/ CHANGED TO TOP CONTACT SPIDEX CONNECTOR (PG 23)
- 304/ ADDED BOM OPTION TO PCI CLOCK OUT FROM INTREPID TO USB CONTROLLER (PG 13)
- 305/ CHANGED TO NEW 30PIN TUBA CONNECTOR WITH SOLDER TAPS (PG 25)
- 306/ UPDATED ETHERNET SERIES R VALUES (PG 14, 27)
- 307/ CONSOLIDATED LUF, 10% CAPS TO LUF, 20% CAPS (PG 28,31)
- 308/ CHANGED CURRENT LIMIT SETTINGS FOR 1.5V AND 2.5V SWITCHER (PG 35)
- 309/ ADDED FOUR PULL-DOWN RESISTORS ON CKE FOR DDR MEMORY (PG 10)
- 310/ ADDED THREE 0402 CAP PADS ON SND_SCLK, SND_CLKOUT, AND LVDS_DDC_CLK FOR EMI (PG 22, 25)
- 311/ ADDED 5 SPEAKER CLIPS SYMBOLS (PG 4)
- 312/ CHANGED VCORE OFFSET TO 10MV -> EVT BOARD MEASURED: IDLE 1.407V, SMOKE 1.387V, TRANSIENT 1.37V (PG 34)
- 313/ ADDED RESISTOR TO TPS2211 SHUTDOWN# PIN TO SUPPORT PSUEDO-D3COLD (PG 18)

RELEASED FOR DVT RELEASED FOR DVT

LAST MINUTE BOM CHANGES FOR DVT (12/20/02)

- 314/ CHANGED CPU VCORE TO 1.32V@1GHZ AND 1.15V@667MHZ (PG 34)
- 315/ CHANGED STUFFING OPTION TO ENABLE PCI SPREADING (PG 9)
- 316/ CHANGED STUFFING OPTION FOR A/B* SELECT ON MAX1717 TO SUPPORT L3 AT SLOW SPEED (PG 34)
- 317/ NO STUFFED R694 AND STUFFED R727 TO RESTOR ORIGINAL VCORE STEPPING CONTROL (PG 34)
- 318/ CHANGED RP55 AND RP56 TO 220HM RPAKS (PG 21)
- 319/ CHANGED R664 FROM 0OHM TO 10K BECAUSE IT SHOULD BE A WEAK PULL-DOWN (PG 24)

REV A - 01/14/02

- 320/ REMOVED LTC4210 BECAUSE OF RELIABILITY ISSUES, AND UPDATED PORT CONTROL WITH OLD METHOD PLUS A NEW 1.5A FUSE (PG 29)
- 321/ MOVED AMP AND HP MUTE CONTROL FROM TUBA TO MLB, AND INT_PU_RESET_L IS NOW *AND'ED WITH THE SIGNALS (PG 25)
- 322/ CHANGED ZT10 TO THE NEW PD STANDOFF, B51 (PG 4)
- 323/ REMOVED ALL JUMPERS FOR PRODUCTION (PG TOO MANY)
- 324/ CHANGED R152 TO 511 OHM, 1% TO AVOID LOW CPU CLOCK AMPLITUDE (PG 9)
- 325/ CHANGED R451 TO 10K FROM 100K (PG 23) - OTHERWISE, IT MAY BE TOO WEAK
- 326/ REMOVED R621 AND CONNECTED R608 TO GROUND WITH 10K RESISTOR TO ENSURE KBD LED IS OFF WHEN LMU IS IN RESET (PG 23)
- 327/ SWAPPED R265 AND R653 VALUES BECAUSE BATTERY VOLTAGE CAN GO DOWN TO 10.4V, AND WE NEED TO ENSURE VGS<-4.5V (PG 29)
- 328/ UPDATED TO NEW S-VIDEO FILTER VALUES (PG 22)
- 329/ ADDED ONE MORE SPEAKER CLIP FOR PD (PG 4)
- 330/ SWITCHED FAN TACH AND GROUND ON CONNECTOR FOR PD (PG 25)
- 331/ CHANGED TO 330HM RPAKS FOR TMD5 (PG 21)
- 332/ REMOVED U1 BECAUSE NO USING 1.5V MAXBUS NOR 1.5V L3 INTERFACE STRAPS (PG 7)

RELEASED FOR PRODUCTION RELEASED FOR PRODUCTION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT	40 ⁰ 44	
NONE			

8 7 6 5 4 3 2 1

USB_DM	1582	15C2	3782
USB_DP	1582	15C2	3782
USB_DPM	1582	3782	
USB_DPP	1582	3782	
USB_OC_AH_L	1582	15C7	
USB_OC_CD_L	1582	15C7	
USB_OC_FP_L	1582	15C7	
USB_PWRAN_AH_L	1582	15C7	
USB_PWRAN_CD_L	1582	15C7	
USB_PWRAN_FP_L	1582	15D7	
VOORE_BOOT	34C4	38C1	
VOORE_BUT	34C5	38C1	
VOORE_CC	3486	38B1	
VOORE_DH	3485	38C1	
VOORE_DL	3485	38C1	
VOORE_FAST<4..1>	34D2	34D3	34D5
VOORE_FR	3485	38B1	39A2
VOORE_GND	3485	38B1	
VOORE_GND_A	3486		
VOORE_GNDIV	3445	3485	38B1
VOORE_GNDIV_TEST	3444		
VOORE_GNDIBS	3441	3444	38B1
VOORE_GNDING_TEST	3444		
VOORE_ILIM	34C6	38C1	
VOORE_LX	3485	38C1	
VOORE_MX_BN	34D5		
VOORE_MX_SEL	34D5		
VOORE_PEP	3486	38C1	
VOORE_SHEN_L	34C6		
VOORE_SLOW<4..1>	34D6		
VOORE_SNS	3443	38B1	
VOORE_TDR	3486	38C1	
VOORE_VCC	34C6	38C1	
VOORE_VGATE	1585	15B7	34B4 38B1
VOORE_VID<4..0>	34A3	34B8	34D4
VGA_B	22C5	22D7	39D7
VGA_G	22C5	22D7	39D7
VGA_HSYNC	21D4	22C6	39D7
VGA_R	22C5	22D7	39D7
VGA_VSYNC	21D4	22C5	39D7
VIPPCLA_PD	19C2		

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C

C

B

B

A

A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6278	A
SCALE	SHT		OF
NONE	42		44

8 7 6 5 4 3 2 1

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																	
	<p>*** Unit Cross-Reference *** --- for this entire design ---</p> <table border="1"> <tr> <td>C167 CAP 1783</td> <td>C168 CAP 1783</td> <td>C169 CAP 1783</td> <td>C170 CAP 1904</td> <td>C171 CAP 3402</td> <td>C172 CAP 507</td> <td>C173 CAP 506</td> <td>C174 CAP 506</td> <td>C175 CAP 1702</td> <td>C176 CAP 1505</td> <td>C177 CAP 1702</td> <td>C178 CAP 1505</td> <td>C179 CAP 504</td> <td>C180 CAP 1702</td> <td>C181 CAP 1708</td> <td>C182 CAP 1707</td> <td>C183 CAP 1505</td> <td>C184 CAP 1706</td> <td>C185 CAP 1701</td> <td>C186 CAP 1702</td> <td>C187 CAP 1783</td> <td>C188 CAP 1782</td> <td>C189 CAP 1783</td> <td>C190 CAP 1702</td> <td>C191 CAP 1702</td> <td>C192 CAP 1702</td> <td>C193 CAP 1701</td> <td>C194 CAP 1702</td> <td>C195 CAP 1702</td> <td>C196 CAP 1783</td> <td>C197 CAP 2005</td> <td>C198 CAP 1905</td> <td>C199 CAP 2004</td> <td>C200 CAP 507</td> <td>C201 CAP 506</td> <td>C202 CAP 506</td> <td>C203 CAP 505</td> <td>C204 CAP 1781</td> <td>C205 CAP 1706</td> <td>C206 CAP 1702</td> <td>C207 CAP 1702</td> <td>C208 CAP 1706</td> <td>C209 CAP 1707</td> <td>C210 CAP 1702</td> <td>C211 CAP 2104</td> <td>C212 CAP 1703</td> <td>C213 CAP 1706</td> <td>C214 CAP 1706</td> <td>C215 CAP 505</td> <td>C216 CAP 1706</td> <td>C217 CAP 1706</td> <td>C218 CAP 1707</td> <td>C219 CAP 1707</td> <td>C220 CAP 1705</td> <td>C221 CAP 1703</td> <td>C222 CAP 1703</td> <td>C223 CAP 1703</td> <td>C224 CAP 1706</td> <td>C225 CAP 1703</td> <td>C226 CAP 1384</td> <td>C227 CAP 1783</td> <td>C228 CAP 1787</td> <td>C229 CAP 1706</td> <td>C230 CAP 1787</td> <td>C231 CAP 2104</td> <td>C232 CAP 1783</td> <td>C233 CAP 1702</td> <td>C234 CAP 2005</td> <td>C235 CAP 2006</td> <td>C236 CAP 1904</td> <td>C237 CAP 603</td> <td>C238 CAP 506</td> <td>C239 CAP 2004</td> <td>C240 CAP 2004</td> <td>C241 CAP 1705</td> <td>C242 CAP 1904</td> <td>C243 CAP 1703</td> <td>C244 CAP 1703</td> <td>C245 CAP 1701</td> <td>C246 CAP 1701</td> <td>C247 CAP 1707</td> <td>C248 CAP 1706</td> <td>C249 CAP 1707</td> <td>C250 CAP 1904</td> <td>C251 CAP 1903</td> <td>C252 CAP 2001</td> <td>C253 CAP 1904</td> <td>C254 CAP 1904</td> <td>C255 CAP 507</td> <td>C256 CAP 35A2</td> <td>C257 CAP 35A3</td> <td>C258 CAP 1701</td> <td>C259 CAP 1701</td> <td>C260 CAP 1701</td> <td>C261 CAP 1701</td> <td>C262 CAP 1702</td> <td>C263 CAP 2104</td> <td>C264 CAP 1905</td> <td>C265 CAP 1705</td> <td>C266 CAP 603</td> <td>C267 CAP 1706</td> <td>C268 CAP 1706</td> <td>C269 CAP 1705</td> <td>C270 CAP 1705</td> <td>C271 CAP 1706</td> <td>C272 CAP 1786</td> <td>C273 CAP 1786</td> <td>C274 CAP 1787</td> <td>C275 CAP 1785</td> <td>C276 CAP 1785</td> <td>C277 CAP 1787</td> <td>C278 CAP 1783</td> <td>C279 CAP 506</td> <td>C280 CAP 1705</td> <td>C281 CAP 2184</td> <td>C282 CAP 1706</td> <td>C283 CAP 1904</td> <td>C284 CAP 2004</td> <td>C285 CAP 1783</td> <td>C286 CAP 2006</td> <td>C287 CAP 1701</td> <td>C288 CAP 1904</td> <td>C289 CAP 1904</td> <td>C290 CAP 603</td> <td>C291 CAP 505</td> <td>C292 CAP 1781</td> <td>C293 CAP 1787</td> <td>C294 CAP 1905</td> <td>C295 CAP 602</td> <td>C296 CAP 603</td> <td>C297 CAP 603</td> <td>C298 CAP 1706</td> <td>C299 CAP 1706</td> <td>C300 CAP 1702</td> <td>C301 CAP 1704</td> <td>C302 CAP 1787</td> <td>C303 CAP 1786</td> <td>C304 CAP 1786</td> <td>C305 CAP 1783</td> <td>C306 CAP 1785</td> <td>C307 CAP 1787</td> <td>C308 CAP 1708</td> <td>C309 CAP 1705</td> <td>C310 CAP 1705</td> <td>C311 CAP 1706</td> <td>C312 CAP 1706</td> <td>C313 CAP 1904</td> <td>C314 CAP 1904</td> <td>C315 CAP 2104</td> <td>C316 CAP 1782</td> <td>C317 CAP 1708</td> <td>C318 CAP 1904</td> <td>C319 CAP 1904</td> <td>C320 CAP 1904</td> <td>C321 CAP 1786</td> <td>C322 CAP 1786</td> <td>C323 CAP 1786</td> <td>C324 CAP 1786</td> <td>C325 CAP 1786</td> <td>C326 CAP 1786</td> <td>C327 CAP 1786</td> <td>C328 CAP 1786</td> <td>C329 CAP 1786</td> <td>C330 CAP 1786</td> <td>C331 CAP 1786</td> <td>C332 CAP 1786</td> <td>C333 CAP 1786</td> <td>C334 CAP 1786</td> <td>C335 CAP 1786</td> <td>C336 CAP 1786</td> <td>C337 CAP 1786</td> <td>C338 CAP 1786</td> <td>C339 CAP 1786</td> <td>C340 CAP 1786</td> <td>C341 CAP 1786</td> <td>C342 CAP 1786</td> <td>C343 CAP 1786</td> <td>C344 CAP 1786</td> <td>C345 CAP 1786</td> <td>C346 CAP 1786</td> <td>C347 CAP 1786</td> <td>C348 CAP 1786</td> <td>C349 CAP 1786</td> <td>C350 CAP 1786</td> <td>C351 CAP 1786</td> <td>C352 CAP 1786</td> <td>C353 CAP 1786</td> <td>C354 CAP 1786</td> <td>C355 CAP 1786</td> <td>C356 CAP 1786</td> <td>C357 CAP 1786</td> <td>C358 CAP 1786</td> <td>C359 CAP 1786</td> <td>C360 CAP 1786</td> <td>C361 CAP 1786</td> <td>C362 CAP 1786</td> <td>C363 CAP 1786</td> <td>C364 CAP 1786</td> <td>C365 CAP 1786</td> <td>C366 CAP 1786</td> <td>C367 CAP 1786</td> <td>C368 CAP 1786</td> <td>C369 CAP 1786</td> <td>C370 CAP 1786</td> <td>C371 CAP 1786</td> <td>C372 CAP 1786</td> <td>C373 CAP 1786</td> <td>C374 CAP 1786</td> <td>C375 CAP 1786</td> <td>C376 CAP 1786</td> <td>C377 CAP 1786</td> <td>C378 CAP 1786</td> <td>C379 CAP 1786</td> <td>C380 CAP 1786</td> <td>C381 CAP 1786</td> <td>C382 CAP 1786</td> <td>C383 CAP 1786</td> <td>C384 CAP 1786</td> <td>C385 CAP 1786</td> <td>C386 CAP 1786</td> <td>C387 CAP 1786</td> <td>C388 CAP 1786</td> <td>C389 CAP 1786</td> <td>C390 CAP 1786</td> <td>C391 CAP 1786</td> <td>C392 CAP 1786</td> <td>C393 CAP 1786</td> <td>C394 CAP 1786</td> <td>C395 CAP 1786</td> <td>C396 CAP 1786</td> <td>C397 CAP 1786</td> <td>C398 CAP 1786</td> <td>C399 CAP 1786</td> <td>C400 CAP 1786</td> <td>C401 CAP 1786</td> <td>C402 CAP 1786</td> <td>C403 CAP 1786</td> <td>C404 CAP 1786</td> <td>C405 CAP 1786</td> <td>C406 CAP 1786</td> <td>C407 CAP 1786</td> <td>C408 CAP 1786</td> <td>C409 CAP 1786</td> <td>C410 CAP 1786</td> <td>C411 CAP 1786</td> <td>C412 CAP 1786</td> <td>C413 CAP 1786</td> <td>C414 CAP 1786</td> <td>C415 CAP 1786</td> <td>C416 CAP 1786</td> <td>C417 CAP 1786</td> <td>C418 CAP 1786</td> <td>C419 CAP 1786</td> <td>C420 CAP 1786</td> <td>C421 CAP 1786</td> <td>C422 CAP 1786</td> <td>C423 CAP 1786</td> <td>C424 CAP 1786</td> <td>C425 CAP 1786</td> <td>C426 CAP 1786</td> <td>C427 CAP 1786</td> <td>C428 CAP 1786</td> <td>C429 CAP 1786</td> <td>C430 CAP 1786</td> <td>C431 CAP 1786</td> <td>C432 CAP 1786</td> <td>C433 CAP 1786</td> <td>C434 CAP 1786</td> <td>C435 CAP 1786</td> <td>C436 CAP 1786</td> <td>C437 CAP 1786</td> <td>C438 CAP 1786</td> <td>C439 CAP 1786</td> <td>C440 CAP 1786</td> <td>C441 CAP 1786</td> <td>C442 CAP 1786</td> <td>C443 CAP 1786</td> <td>C444 CAP 1786</td> <td>C445 CAP 1786</td> <td>C446 CAP 1786</td> <td>C447 CAP 1786</td> <td>C448 CAP 1786</td> <td>C449 CAP 1786</td> <td>C450 CAP 1786</td> <td>C451 CAP 1786</td> <td>C452 CAP 1786</td> <td>C453 CAP 1786</td> <td>C454 CAP 1786</td> <td>C455 CAP 1786</td> <td>C456 CAP 1786</td> <td>C457 CAP 1786</td> <td>C458 CAP 1786</td> <td>C459 CAP 1786</td> <td>C460 CAP 1786</td> <td>C461 CAP 1786</td> <td>C462 CAP 1786</td> <td>C463 CAP 1786</td> <td>C464 CAP 1786</td> <td>C465 CAP 1786</td> <td>C466 CAP 1786</td> <td>C467 CAP 1786</td> <td>C468 CAP 1786</td> <td>C469 CAP 1786</td> <td>C470 CAP 1786</td> <td>C471 CAP 1786</td> <td>C472 CAP 1786</td> <td>C473 CAP 1786</td> <td>C474 CAP 1786</td> <td>C475 CAP 1786</td> <td>C476 CAP 1786</td> <td>C477 CAP 1786</td> <td>C478 CAP 1786</td> <td>C479 CAP 1786</td> <td>C480 CAP 1786</td> <td>C481 CAP 1786</td> <td>C482 CAP 1786</td> <td>C483 CAP 1786</td> <td>C484 CAP 1786</td> <td>C485 CAP 1786</td> <td>C486 CAP 1786</td> <td>C487 CAP 1786</td> <td>C488 CAP 1786</td> <td>C489 CAP 1786</td> <td>C490 CAP 1786</td> <td>C491 CAP 1786</td> <td>C492 CAP 1786</td> <td>C493 CAP 1786</td> <td>C494 CAP 1786</td> <td>C495 CAP 1786</td> <td>C496 CAP 1786</td> <td>C497 CAP 1786</td> <td>C498 CAP 1786</td> <td>C499 CAP 1786</td> <td>C500 CAP 1786</td> <td>C501 CAP 1786</td> <td>C502 CAP 1786</td> <td>C503 CAP 1786</td> </tr> </table>								C167 CAP 1783	C168 CAP 1783	C169 CAP 1783	C170 CAP 1904	C171 CAP 3402	C172 CAP 507	C173 CAP 506	C174 CAP 506	C175 CAP 1702	C176 CAP 1505	C177 CAP 1702	C178 CAP 1505	C179 CAP 504	C180 CAP 1702	C181 CAP 1708	C182 CAP 1707	C183 CAP 1505	C184 CAP 1706	C185 CAP 1701	C186 CAP 1702	C187 CAP 1783	C188 CAP 1782	C189 CAP 1783	C190 CAP 1702	C191 CAP 1702	C192 CAP 1702	C193 CAP 1701	C194 CAP 1702	C195 CAP 1702	C196 CAP 1783	C197 CAP 2005	C198 CAP 1905	C199 CAP 2004	C200 CAP 507	C201 CAP 506	C202 CAP 506	C203 CAP 505	C204 CAP 1781	C205 CAP 1706	C206 CAP 1702	C207 CAP 1702	C208 CAP 1706	C209 CAP 1707	C210 CAP 1702	C211 CAP 2104	C212 CAP 1703	C213 CAP 1706	C214 CAP 1706	C215 CAP 505	C216 CAP 1706	C217 CAP 1706	C218 CAP 1707	C219 CAP 1707	C220 CAP 1705	C221 CAP 1703	C222 CAP 1703	C223 CAP 1703	C224 CAP 1706	C225 CAP 1703	C226 CAP 1384	C227 CAP 1783	C228 CAP 1787	C229 CAP 1706	C230 CAP 1787	C231 CAP 2104	C232 CAP 1783	C233 CAP 1702	C234 CAP 2005	C235 CAP 2006	C236 CAP 1904	C237 CAP 603	C238 CAP 506	C239 CAP 2004	C240 CAP 2004	C241 CAP 1705	C242 CAP 1904	C243 CAP 1703	C244 CAP 1703	C245 CAP 1701	C246 CAP 1701	C247 CAP 1707	C248 CAP 1706	C249 CAP 1707	C250 CAP 1904	C251 CAP 1903	C252 CAP 2001	C253 CAP 1904	C254 CAP 1904	C255 CAP 507	C256 CAP 35A2	C257 CAP 35A3	C258 CAP 1701	C259 CAP 1701	C260 CAP 1701	C261 CAP 1701	C262 CAP 1702	C263 CAP 2104	C264 CAP 1905	C265 CAP 1705	C266 CAP 603	C267 CAP 1706	C268 CAP 1706	C269 CAP 1705	C270 CAP 1705	C271 CAP 1706	C272 CAP 1786	C273 CAP 1786	C274 CAP 1787	C275 CAP 1785	C276 CAP 1785	C277 CAP 1787	C278 CAP 1783	C279 CAP 506	C280 CAP 1705	C281 CAP 2184	C282 CAP 1706	C283 CAP 1904	C284 CAP 2004	C285 CAP 1783	C286 CAP 2006	C287 CAP 1701	C288 CAP 1904	C289 CAP 1904	C290 CAP 603	C291 CAP 505	C292 CAP 1781	C293 CAP 1787	C294 CAP 1905	C295 CAP 602	C296 CAP 603	C297 CAP 603	C298 CAP 1706	C299 CAP 1706	C300 CAP 1702	C301 CAP 1704	C302 CAP 1787	C303 CAP 1786	C304 CAP 1786	C305 CAP 1783	C306 CAP 1785	C307 CAP 1787	C308 CAP 1708	C309 CAP 1705	C310 CAP 1705	C311 CAP 1706	C312 CAP 1706	C313 CAP 1904	C314 CAP 1904	C315 CAP 2104	C316 CAP 1782	C317 CAP 1708	C318 CAP 1904	C319 CAP 1904	C320 CAP 1904	C321 CAP 1786	C322 CAP 1786	C323 CAP 1786	C324 CAP 1786	C325 CAP 1786	C326 CAP 1786	C327 CAP 1786	C328 CAP 1786	C329 CAP 1786	C330 CAP 1786	C331 CAP 1786	C332 CAP 1786	C333 CAP 1786	C334 CAP 1786	C335 CAP 1786	C336 CAP 1786	C337 CAP 1786	C338 CAP 1786	C339 CAP 1786	C340 CAP 1786	C341 CAP 1786	C342 CAP 1786	C343 CAP 1786	C344 CAP 1786	C345 CAP 1786	C346 CAP 1786	C347 CAP 1786	C348 CAP 1786	C349 CAP 1786	C350 CAP 1786	C351 CAP 1786	C352 CAP 1786	C353 CAP 1786	C354 CAP 1786	C355 CAP 1786	C356 CAP 1786	C357 CAP 1786	C358 CAP 1786	C359 CAP 1786	C360 CAP 1786	C361 CAP 1786	C362 CAP 1786	C363 CAP 1786	C364 CAP 1786	C365 CAP 1786	C366 CAP 1786	C367 CAP 1786	C368 CAP 1786	C369 CAP 1786	C370 CAP 1786	C371 CAP 1786	C372 CAP 1786	C373 CAP 1786	C374 CAP 1786	C375 CAP 1786	C376 CAP 1786	C377 CAP 1786	C378 CAP 1786	C379 CAP 1786	C380 CAP 1786	C381 CAP 1786	C382 CAP 1786	C383 CAP 1786	C384 CAP 1786	C385 CAP 1786	C386 CAP 1786	C387 CAP 1786	C388 CAP 1786	C389 CAP 1786	C390 CAP 1786	C391 CAP 1786	C392 CAP 1786	C393 CAP 1786	C394 CAP 1786	C395 CAP 1786	C396 CAP 1786	C397 CAP 1786	C398 CAP 1786	C399 CAP 1786	C400 CAP 1786	C401 CAP 1786	C402 CAP 1786	C403 CAP 1786	C404 CAP 1786	C405 CAP 1786	C406 CAP 1786	C407 CAP 1786	C408 CAP 1786	C409 CAP 1786	C410 CAP 1786	C411 CAP 1786	C412 CAP 1786	C413 CAP 1786	C414 CAP 1786	C415 CAP 1786	C416 CAP 1786	C417 CAP 1786	C418 CAP 1786	C419 CAP 1786	C420 CAP 1786	C421 CAP 1786	C422 CAP 1786	C423 CAP 1786	C424 CAP 1786	C425 CAP 1786	C426 CAP 1786	C427 CAP 1786	C428 CAP 1786	C429 CAP 1786	C430 CAP 1786	C431 CAP 1786	C432 CAP 1786	C433 CAP 1786	C434 CAP 1786	C435 CAP 1786	C436 CAP 1786	C437 CAP 1786	C438 CAP 1786	C439 CAP 1786	C440 CAP 1786	C441 CAP 1786	C442 CAP 1786	C443 CAP 1786	C444 CAP 1786	C445 CAP 1786	C446 CAP 1786	C447 CAP 1786	C448 CAP 1786	C449 CAP 1786	C450 CAP 1786	C451 CAP 1786	C452 CAP 1786	C453 CAP 1786	C454 CAP 1786	C455 CAP 1786	C456 CAP 1786	C457 CAP 1786	C458 CAP 1786	C459 CAP 1786	C460 CAP 1786	C461 CAP 1786	C462 CAP 1786	C463 CAP 1786	C464 CAP 1786	C465 CAP 1786	C466 CAP 1786	C467 CAP 1786	C468 CAP 1786	C469 CAP 1786	C470 CAP 1786	C471 CAP 1786	C472 CAP 1786	C473 CAP 1786	C474 CAP 1786	C475 CAP 1786	C476 CAP 1786	C477 CAP 1786	C478 CAP 1786	C479 CAP 1786	C480 CAP 1786	C481 CAP 1786	C482 CAP 1786	C483 CAP 1786	C484 CAP 1786	C485 CAP 1786	C486 CAP 1786	C487 CAP 1786	C488 CAP 1786	C489 CAP 1786	C490 CAP 1786	C491 CAP 1786	C492 CAP 1786	C493 CAP 1786	C494 CAP 1786	C495 CAP 1786	C496 CAP 1786	C497 CAP 1786	C498 CAP 1786	C499 CAP 1786	C500 CAP 1786	C501 CAP 1786	C502 CAP 1786	C503 CAP 1786
C167 CAP 1783	C168 CAP 1783	C169 CAP 1783	C170 CAP 1904	C171 CAP 3402	C172 CAP 507	C173 CAP 506	C174 CAP 506	C175 CAP 1702	C176 CAP 1505	C177 CAP 1702	C178 CAP 1505	C179 CAP 504	C180 CAP 1702	C181 CAP 1708	C182 CAP 1707	C183 CAP 1505	C184 CAP 1706	C185 CAP 1701	C186 CAP 1702	C187 CAP 1783	C188 CAP 1782	C189 CAP 1783	C190 CAP 1702	C191 CAP 1702	C192 CAP 1702	C193 CAP 1701	C194 CAP 1702	C195 CAP 1702	C196 CAP 1783	C197 CAP 2005	C198 CAP 1905	C199 CAP 2004	C200 CAP 507	C201 CAP 506	C202 CAP 506	C203 CAP 505	C204 CAP 1781	C205 CAP 1706	C206 CAP 1702	C207 CAP 1702	C208 CAP 1706	C209 CAP 1707	C210 CAP 1702	C211 CAP 2104	C212 CAP 1703	C213 CAP 1706	C214 CAP 1706	C215 CAP 505	C216 CAP 1706	C217 CAP 1706	C218 CAP 1707	C219 CAP 1707	C220 CAP 1705	C221 CAP 1703	C222 CAP 1703	C223 CAP 1703	C224 CAP 1706	C225 CAP 1703	C226 CAP 1384	C227 CAP 1783	C228 CAP 1787	C229 CAP 1706	C230 CAP 1787	C231 CAP 2104	C232 CAP 1783	C233 CAP 1702	C234 CAP 2005	C235 CAP 2006	C236 CAP 1904	C237 CAP 603	C238 CAP 506	C239 CAP 2004	C240 CAP 2004	C241 CAP 1705	C242 CAP 1904	C243 CAP 1703	C244 CAP 1703	C245 CAP 1701	C246 CAP 1701	C247 CAP 1707	C248 CAP 1706	C249 CAP 1707	C250 CAP 1904	C251 CAP 1903	C252 CAP 2001	C253 CAP 1904	C254 CAP 1904	C255 CAP 507	C256 CAP 35A2	C257 CAP 35A3	C258 CAP 1701	C259 CAP 1701	C260 CAP 1701	C261 CAP 1701	C262 CAP 1702	C263 CAP 2104	C264 CAP 1905	C265 CAP 1705	C266 CAP 603	C267 CAP 1706	C268 CAP 1706	C269 CAP 1705	C270 CAP 1705	C271 CAP 1706	C272 CAP 1786	C273 CAP 1786	C274 CAP 1787	C275 CAP 1785	C276 CAP 1785	C277 CAP 1787	C278 CAP 1783	C279 CAP 506	C280 CAP 1705	C281 CAP 2184	C282 CAP 1706	C283 CAP 1904	C284 CAP 2004	C285 CAP 1783	C286 CAP 2006	C287 CAP 1701	C288 CAP 1904	C289 CAP 1904	C290 CAP 603	C291 CAP 505	C292 CAP 1781	C293 CAP 1787	C294 CAP 1905	C295 CAP 602	C296 CAP 603	C297 CAP 603	C298 CAP 1706	C299 CAP 1706	C300 CAP 1702	C301 CAP 1704	C302 CAP 1787	C303 CAP 1786	C304 CAP 1786	C305 CAP 1783	C306 CAP 1785	C307 CAP 1787	C308 CAP 1708	C309 CAP 1705	C310 CAP 1705	C311 CAP 1706	C312 CAP 1706	C313 CAP 1904	C314 CAP 1904	C315 CAP 2104	C316 CAP 1782	C317 CAP 1708	C318 CAP 1904	C319 CAP 1904	C320 CAP 1904	C321 CAP 1786	C322 CAP 1786	C323 CAP 1786	C324 CAP 1786	C325 CAP 1786	C326 CAP 1786	C327 CAP 1786	C328 CAP 1786	C329 CAP 1786	C330 CAP 1786	C331 CAP 1786	C332 CAP 1786	C333 CAP 1786	C334 CAP 1786	C335 CAP 1786	C336 CAP 1786	C337 CAP 1786	C338 CAP 1786	C339 CAP 1786	C340 CAP 1786	C341 CAP 1786	C342 CAP 1786	C343 CAP 1786	C344 CAP 1786	C345 CAP 1786	C346 CAP 1786	C347 CAP 1786	C348 CAP 1786	C349 CAP 1786	C350 CAP 1786	C351 CAP 1786	C352 CAP 1786	C353 CAP 1786	C354 CAP 1786	C355 CAP 1786	C356 CAP 1786	C357 CAP 1786	C358 CAP 1786	C359 CAP 1786	C360 CAP 1786	C361 CAP 1786	C362 CAP 1786	C363 CAP 1786	C364 CAP 1786	C365 CAP 1786	C366 CAP 1786	C367 CAP 1786	C368 CAP 1786	C369 CAP 1786	C370 CAP 1786	C371 CAP 1786	C372 CAP 1786	C373 CAP 1786	C374 CAP 1786	C375 CAP 1786	C376 CAP 1786	C377 CAP 1786	C378 CAP 1786	C379 CAP 1786	C380 CAP 1786	C381 CAP 1786	C382 CAP 1786	C383 CAP 1786	C384 CAP 1786	C385 CAP 1786	C386 CAP 1786	C387 CAP 1786	C388 CAP 1786	C389 CAP 1786	C390 CAP 1786	C391 CAP 1786	C392 CAP 1786	C393 CAP 1786	C394 CAP 1786	C395 CAP 1786	C396 CAP 1786	C397 CAP 1786	C398 CAP 1786	C399 CAP 1786	C400 CAP 1786	C401 CAP 1786	C402 CAP 1786	C403 CAP 1786	C404 CAP 1786	C405 CAP 1786	C406 CAP 1786	C407 CAP 1786	C408 CAP 1786	C409 CAP 1786	C410 CAP 1786	C411 CAP 1786	C412 CAP 1786	C413 CAP 1786	C414 CAP 1786	C415 CAP 1786	C416 CAP 1786	C417 CAP 1786	C418 CAP 1786	C419 CAP 1786	C420 CAP 1786	C421 CAP 1786	C422 CAP 1786	C423 CAP 1786	C424 CAP 1786	C425 CAP 1786	C426 CAP 1786	C427 CAP 1786	C428 CAP 1786	C429 CAP 1786	C430 CAP 1786	C431 CAP 1786	C432 CAP 1786	C433 CAP 1786	C434 CAP 1786	C435 CAP 1786	C436 CAP 1786	C437 CAP 1786	C438 CAP 1786	C439 CAP 1786	C440 CAP 1786	C441 CAP 1786	C442 CAP 1786	C443 CAP 1786	C444 CAP 1786	C445 CAP 1786	C446 CAP 1786	C447 CAP 1786	C448 CAP 1786	C449 CAP 1786	C450 CAP 1786	C451 CAP 1786	C452 CAP 1786	C453 CAP 1786	C454 CAP 1786	C455 CAP 1786	C456 CAP 1786	C457 CAP 1786	C458 CAP 1786	C459 CAP 1786	C460 CAP 1786	C461 CAP 1786	C462 CAP 1786	C463 CAP 1786	C464 CAP 1786	C465 CAP 1786	C466 CAP 1786	C467 CAP 1786	C468 CAP 1786	C469 CAP 1786	C470 CAP 1786	C471 CAP 1786	C472 CAP 1786	C473 CAP 1786	C474 CAP 1786	C475 CAP 1786	C476 CAP 1786	C477 CAP 1786	C478 CAP 1786	C479 CAP 1786	C480 CAP 1786	C481 CAP 1786	C482 CAP 1786	C483 CAP 1786	C484 CAP 1786	C485 CAP 1786	C486 CAP 1786	C487 CAP 1786	C488 CAP 1786	C489 CAP 1786	C490 CAP 1786	C491 CAP 1786	C492 CAP 1786	C493 CAP 1786	C494 CAP 1786	C495 CAP 1786	C496 CAP 1786	C497 CAP 1786	C498 CAP 1786	C499 CAP 1786	C500 CAP 1786	C501 CAP 1786	C502 CAP 1786	C503 CAP 1786									

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-6278	REV. A
SCALE NONE	SHEET 43	OF 44	



Table with 10 columns and 100 rows of alphanumeric codes (e.g., R106 RES 1303, R107 RES 1308).

Table with 10 columns and 100 rows of alphanumeric codes (e.g., R275 RES 2085, R276 RES 2088).

Table with 10 columns and 100 rows of alphanumeric codes (e.g., R443 RES 3081, R444 RES 3083).

Table with 10 columns and 100 rows of alphanumeric codes (e.g., R611 RES 2202, R612 RES 2204).

Table with 10 columns and 100 rows of alphanumeric codes (e.g., R891 RES 1585, R892 RES 1588).

Table with 10 columns and 100 rows of alphanumeric codes (e.g., Z71 MCHOLE 403, Z72 MCHOLE 404).

Table with 10 columns and 100 rows of alphanumeric codes (e.g., Z73 MCHOLE 404, Z74 MCHOLE 404).

Table with 10 columns and 100 rows of alphanumeric codes (e.g., Z75 MCHOLE 404, Z76 MCHOLE 404).

Table with 10 columns and 100 rows of alphanumeric codes (e.g., Z77 MCHOLE 404, Z78 MCHOLE 404).

D

D

C

C

B

B

A

A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with 4 columns: SCALE (NONE), SHEET (44), OF (44), REV. (A). Includes Apple logo and 'APPLE COMPUTER INC.' text.