

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
C	0001188998	PRODUCTION RELEASED	2011-07-22

J59


(7/22/2011)

Page	(.csm)	Contents	Sync	Date
1	1	Table of Contents	DRB	08/22/2010
2	2	J59 BLOCK DIAGRAM	MASTER	N/A
3	3	Power Block Diagram	MASTER	N/A
4	4	BOM Configuration & Misc	MASTER	N/A
5	6	DC POWER IN	MASTER	N/A
6	8	Power Aliases	MASTER	N/A
7	9	Signal Aliases	MASTER	N/A
8	10	FAN CNTRL & TSENSE	MASTER	N/A
9	11	LED BL DRIVER	MASTER	N/A
10	12	CAMERA/ALS	MASTER	N/A
11	13	DEBUG, MISC & JTAG	K59	08/22/2010
12	14	PNX0161 CODEC	AUDIO	11/18/2010
13	15	AUDIO DC-DC REGULATORS	AUDIO	11/18/2010
14	16	SIGMA DSP	AUDIO	11/18/2010
15	17	LEFT SPEAKER AMP	AUDIO	11/18/2010
16	18	RIGHT SPEAKER AMP	AUDIO	11/18/2010
17	19	SUBWOOFER SPEAKER AMP	AUDIO	11/18/2010
18	20	AUDIO CONNECTORS	AUDIO	11/18/2010
19	23	POWER SW CONTROL	MASTER	N/A
20	26	LPC2144 & PERIPHERALS	K59	08/22/2010
21	27	DP FC & INTERFACE	K59	08/22/2010
22	28	T29 Clocking	T29_D	03/17/2011
23	36	T29 Primary (1 of 2)	T29_D	11/01/2010
24	37	T29 Primary (2 of 2)	T29_D	03/17/2011
25	38	CAESAR IV SUPPORT	K62	09/16/2010
26	39	ETHERNET PHY (CAESAR IV)	TONY	10/01/2010
27	40	Ethernet Connector	K62	09/16/2010
28	41	FireWire LLC/PHY (FW643)	K62	09/09/2010
29	42	FireWire: 1394B MISC	K62	09/23/2010
30	43	FIREWIRE CONNECTOR	K62	09/23/2010
31	45	USB 7-PORT HUB	K59	11/01/2010
32	46	USB 2.0 Host Controller	MASTER	N/A
33	48	USB EXTERNAL CONNS	K59	08/22/2010
34	50	Tethered Cable MCU	T29_D	03/17/2011
35	52	J59 & T29 SMBUS CONNECTIONS	MASTER	N/A
36	70	1.05V VREG	MASTER	N/A
37	71	Power: T29 15V Boost	T29_D	03/17/2011
38	73	Power: USB (1.0V S3)	MASTER	N/A
39	77	5V/3.3V SUPPLY	MASTER	N/A
40	79	Power: Enables & PGOODs	T29_D	09/30/2010
41	90	Tethered Cable Connector	T29_D	03/17/2011
42	93	T29 A PORT MICROCONTROLLER	T29_D	11/01/2010
43	94	DisplayPort/T29 A Connector	MASTER	N/A
44	100	CONSTRAINTS: T29	TONY	11/17/2010
45	103	CONSTRAINTS: AUDIO & MISC	TONY	11/17/2010
46	105	CONSTRAINTS:ENET, FIREWIRE & USB	TONY	11/17/2010
47	109	T29 PCB Rule Definitions	TONY	11/17/2010
48	110	J59 ICT/FCT	MASTER	N/A

DRAWING TITLE		SCH, J59, MLB	
Apple Inc.	DRAWING NUMBER	051-8774	SIZE
	REVISION	C.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 48	
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE J59 BLOCK DIAGRAM			
DRAWING NUMBER 051-8774		SIZE D	
REVISION C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 2 OF 110	
		SHEET 2 OF 48	



Device Function:	Dr.B	Mr.Dev	Mr.Dev	Mr.Dev	Display	ENET	FW	SATA	DPIn
Power Source:	Self	Self	Bus	Bus	Self	Bus	Bus	Bus	Bus
Wake Support:	Yes	Yes	Yes	No	Yes	Yes	No	No	No

FW (420mA / 10W)	FW (420mA)	FW (420mA)	FW (420mA)	FW (420mA)	FW (420mA)	N/A	FW (420mA)	N/A	N/A
MCU (10mA)	MCU (10mA)	N/A	N/A	MCU (10mA)	MCU (10mA)	N/A	N/A	N/A	N/A
RTRx2, FW, SATA	RTR, FW, SATA	RTR, FW, SATA	RTR, FW, SATA	RTR, FW, SATA	RTRx2, FW	RTR	RTR, FW	RTR, SATA	RTR
RTRx2, FW, SATA	RTR, FW, SATA	RTR, FW, SATA	RTR, FW, SATA	RTR, FW, SATA	RTRx2, FW	RTR	RTR, FW	RTR, SATA	RTR, mDP
USB (2.1A)	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
mDPx2 (1A)	mDPx2 (1A)	N/A	N/A	N/A	mDP (1A)	N/A	N/A	N/A	N/A
DP++ (440mA)	DP++ (440mA)	N/A	N/A	DP++ (440mA)	DP++ (440mA)	N/A	N/A	N/A	N/A
PLX (USB) (210mA)	PLX (USB) (210mA)	N/A	N/A	PLX (USB) (210mA)	PLX (USB) (210mA)	N/A	N/A	N/A	N/A
N/A	N/A	N/A	N/A	ENET (400mA?)	N/A	ENET (400mA?)	N/A	N/A	N/A
SATA (250mA)	SATA (250mA)	SATA (250mA)	SATA (250mA)	SATA (250mA)	N/A	N/A	N/A	SATA (250mA)	N/A
N/A	N/A	N/A	MCU (10mA)	MCU (10mA)	N/A	MCU (10mA)	MCU (10mA)	MCU (10mA)	MCU (10mA)

T29 Bus-Powered Device Power States:
 S4: Device negotiation, SRC_PWR = 3.0-3.6V (MCU function only)
 S3: Device sleep, SRC_PWR = 5.0-26.4V (optional wake functions supported)
 S0: Device running, SRC_PWR = 21.6-26.4V (run functions supported)
 NOTE: Devices not supporting wake function would not implement S3 state.

T29 Self-Powered Device Power States:
 S5: Device standby, no cable attached (MCU function & DP port power only)
 S3: Device sleep, cable attached (optional wake functions supported)
 S0: Device running, cable attached (run functions supported)

DP/T29 Display-Specific Power States:
 (In addition to S5-S0 states for T29 Self-Powered Device)
 D5: Display standby, no cables attached
 D3: Display sleep, DP cable detached or no source power, USB VBUS present (USB wake supported)
 D2: Display low-power, DP cable attached and source powered, source asleep per AUX command to TCON (USB wake supported)
 D0: Display ready, DP cable attached and source powered

NOTES:
 - D5 implies S5, S0 implies D0.
 - If only native DP source is attached, any Dx state can be supported while T29 is in S5.

NOTE: D2 not supported on Dr.B as there is no direct connection from panel TCON

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
Power Block Diagram			
DRAWING NUMBER		051-8774	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		3 OF 110	
SHEET		3 OF 48	

BOM NUMBER	BOM NAME	BOM OPTIONS
639-1575	PCBA, MLB, J59	BASIC
085-2422	PCBA, MLB, DEV, J59	DEVELOPMENT

BOM GROUP	BOM OPTIONS
BASIC	COMMON, ALTERNATE, T29HV:P12V, BIT_BANG_I2C, ENET_WAKE:PCIE, PIUSB_REV:B, PRODUCTION

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0945	1	IC, T29-PRQ, 220 FCBGA, 15X15MM	U3600	CRITICAL	
338S0753	1	IC, PW43-E, 1394B PHY/ONCI LINK/PCI-E, 12	U4100	CRITICAL	
343S0549	1	IC, ASIC, CRIT ENET, QFN 48, 6X6, BCS17761 80	U3900	CRITICAL	
338S0977	1	PCI EXPRESS TO USB 2.0 HOST CONTROLLER (REV B)	U4600	CRITICAL	

FLASH	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
RAW: 335S0550	341T0376	1	IC, EEPROM, J59 SRIMANV, SPI, 2KBIT, ML28	U3690	CRITICAL	
RAW: 335S0800	341T0331	1	ENET FLASH, C-IV, NO SD, J59	U3990	CRITICAL	
RAW: 335S0559	341T0375	1	IC, EEPROM, PW43-E2 GUID, I2C, 2KBIT, ML28	U4290	CRITICAL	
RAW: 337S4115	341T0385	1	IC, MCU, 328, LQFP114, 32KB/KB, HVQFN33, J59	U5000	CRITICAL	
RAW: 337S4115	341T0385	1	IC, PROGRAM, LPC1114, T29 SUPER MCU, HVQFN33	U9330	CRITICAL	
RAW: 337S3558	341T0378	1	IC, PROGRAM, LPC2144, J59 SYSTEM MCU	U2617	CRITICAL	
RAW: 353S2320	341T0369	1	IC, PROGRAM, PXS0161, AUDIO/VID, TPGA88	U1400	CRITICAL	


ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0977	376S0859		ALL	DIODESINC ALT FET
376S0972	376S0612		ALL	ROHM ALT FET
377S0107	377S0066		ALL	ON SEMI ALT RCLAMP
155S0431	155S0289		L1204	ALTERNATE CM CHOKE
376S1029	376S0953		ALL	ALTERNATE DC/DC FET
376S1030	376S0801		ALL	ALTERNATE DC/DC FET
376S1017	376S0612		ALL	ALTERNATE TOSH SS FET
377S0124	377S0057		ALL	ALTERNATE VARISTOR
152S1483	152S1376		ALL	ALTERNATE INDUCTOR
155S0691	155S0183		ALL	ALT BEAD FOR BL FILT
128S0262	128S0220		ALL	ADDS KEMET TO SANYO
138S0684	138S0660		ALL	ADDS MURATA TO TAIYO
155S0571	155S0309		ALL	ALTERNATE FERRITE
353S3477	353S3207		ALL	ALTERNATE FAB U9410

Schematic / PCB / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
820-2997	1	PCBF, MLB, J59	PCB1	CRITICAL	
051-8774	1	SCH, MLB, J59	SCH1	CRITICAL	
825-7122	1	MLB LABEL, 48.0MM X 4.8MM	[EEEE_DHMY]	CRITICAL	

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
BOM Configuration & Misc			
DRAWING NUMBER		051-8774	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		4 OF 110	
SHEET		4 OF 48	



PAGE TITLE		DRAWING NUMBER		SIZE	
DC POWER IN		051-8774		D	
Apple Inc.		REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6 OF 110	
II NOT TO REPRODUCE OR COPY IT		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED				5 OF 48	

8

7

6

5




4

3


2

1



S5 Rails




S3 Rails




S0 RAILS



Digital Ground



T29 PORT POWER VOLTAGE



SYNC MASTER=MASTER		SYNC DATE=N/A	
Power Aliases			
DRAWING NUMBER		SIZE	
051-8774		D	
REVISION		BRANCH	
C.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
8 OF 110		6 OF 48	

8

7

6

5

4

3

2

1


PCIe Assignments

PCIE T29 R2D C P<0>	==	PCIE USB R2D C P
PCIE T29 R2D C N<0>	==	PCIE USB R2D C N
PCIE T29 D2R P<0>	==	PCIE USB D2R P
PCIE T29 D2R N<0>	==	PCIE USB D2R N
T29 PCIE RESET L<0>	==	USB RESET L
PCIE T29 R2D C P<1>	==	PCIE ENET R2D C P
PCIE T29 R2D C N<1>	==	PCIE ENET R2D C N
PCIE T29 D2R P<1>	==	PCIE ENET D2R P
PCIE T29 D2R N<1>	==	PCIE ENET D2R N
T29 PCIE RESET L<1>	==	ENET RESET L
PCIE T29 R2D C P<2>	==	PCIE FW R2D C P
PCIE T29 R2D C N<2>	==	PCIE FW R2D C N
PCIE T29 D2R P<2>	==	PCIE FW D2R P
PCIE T29 D2R N<2>	==	PCIE FW D2R N
T29 PCIE RESET L<2>	==	FW RESET L
PCIE T29 R2D C P<3>	==	NC PCIE T29 R2D C P3
PCIE T29 R2D C N<3>	==	NC PCIE T29 R2D C N3
PCIE T29 D2R P<3>	==	NC PCIE T29 D2R P3
PCIE T29 D2R N<3>	==	NC PCIE T29 D2R N3
T29 PCIE RESET L<3>	==	NC T29 PCIE RESET L3

INTERNAL DP PANEL SOURCE MUX BYPASS

DP T29SRCA ML C P<0>	==	DP INT ML C P<0>
DP T29SRCA ML C N<0>	==	DP INT ML C N<0>
DP T29SRCA ML C P<1>	==	DP INT ML C P<1>
DP T29SRCA ML C N<1>	==	DP INT ML C N<1>
DP T29SRCA ML C P<2>	==	DP INT ML C P<2>
DP T29SRCA ML C N<2>	==	DP INT ML C N<2>
DP T29SRCA ML C P<3>	==	DP INT ML C P<3>
DP T29SRCA ML C N<3>	==	DP INT ML C N<3>
DP T29SRCA AUXCH C P	==	DP INT AUXCH C P
DP T29SRCA AUXCH C N	==	DP INT AUXCH C N
DP T29SRCA HPD	==	DP INT HPD


MISC T29 ALIAS CONNECTIONS




CLOCKS

PCIE CLK100M PCIBR P	==	PCIE CLK100M USB P
PCIE CLK100M PCIBR N	==	PCIE CLK100M USB N
PCIBR CLKREO L	==	PCIE CLKREO4
PCIE CLK100M T29S P	==	NC PCIE CLK100M SRC6P
PCIE CLK100M T29S N	==	NC PCIE CLK100M SRC6N
T29S CLKREO L	==	PCIE CLKREO6
PCIE CLK100M SLOT P	==	NC PCIE CLK100M SRC1P
PCIE CLK100M SLOT N	==	NC PCIE CLK100M SRC1N
PCIESLOT CLKREO L	==	PCIE CLKREO1
PCIE CLK100M SATA P	==	NC PCIE CLK100M SRC9P
PCIE CLK100M SATA N	==	NC PCIE CLK100M SRC9N
SATA CLKREO L	==	PCIE CLKREO9
FW CLK24P576M	==	NC FW CLK24P576M
PS161 CLK27M R	==	NC CLK27M
PCI CLK33M PCIBR	==	NC PCI CLK33M
PCI CLK33M NECUSB	==	NC PCI CLK33M


Power-Up Reset Generation



Wake Sources Power State Isolation



T29 GPIO TO DETECT ERRANT PASSIVE DP CABLE CONNECTION



UNUSED T29 ROUTER GPIOs



INTERNAL DP PANEL AC COUPLING CAPS

DP INT ML C P<0>	C900	DP INT ML C P<0>
DP INT ML C N<0>	C901	DP INT ML C N<0>
DP INT ML C P<1>	C902	DP INT ML C P<1>
DP INT ML C N<1>	C903	DP INT ML C N<1>
DP INT ML C P<2>	C904	DP INT ML C P<2>
DP INT ML C N<2>	C905	DP INT ML C N<2>
DP INT ML C P<3>	C906	DP INT ML C P<3>
DP INT ML C N<3>	C907	DP INT ML C N<3>
DP INT AUXCH C P	C908	DP INT AUXCH C P
DP INT AUXCH C N	C909	DP INT AUXCH C N


Misc Ethernet Aliases

ENET LOW_PWR	==	TP ENET_LOW_PWR
--------------	----	-----------------


Misc FireWire Aliases

FW PME_L	==	TP FW_WAKE_L
----------	----	--------------


T29 NOCONNECTS DUE TO SINGLE PORT AND NO DPOUT





PCIe CLKREQ ENABLING





UNUSED T29S GREENCLK



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		051-8774	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	9 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	7 OF 48
IV ALL RIGHTS RESERVED			




SYNC MASTER=MASTER		SYNC DATE=N/A	
FAN CNTRL & TSENSE			
Apple Inc.		DRAWING NUMBER	051-8774
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	10 OF 110
		SHEET	8 OF 48



(ENTRY, 2.0MM PITCH)
(GOLD-PIN, BLACK)

PAGE TITLE		SYNC DATE=N/A	
LED BL DRIVER			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-8774	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		C.0.0	
II NOT TO REPRODUCE OR COPY IT		PAGE	11 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	9 OF 48
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC DATE=N/A	
CAMERA/ALS			
Apple Inc.		DRAWING NUMBER	051-8774
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	12 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

T29 JTAG AND DEBUG




AUDIO ALIASES




SYSTEM MICRO JTAG




AUDIO JTAG



MOUNTING HOLES



J9000 TETHERED CABLE CLAMP STANDOFFS




PAGE TITLE		DRAWING NUMBER		SIZE
DEBUG, MISC & JTAG		051-8774		D
Apple Inc.		REVISION		C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		13 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		11 OF 48
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=K59 SYNC DATE=08/22/2010

USB AUDIO CODEC

APN 353S2320




PNX0161 CODEC		
Apple Inc.	DRAWING NUMBER 051-8774	SIZE D
REVISION C.0.0		
BRANCH		
PAGE 14 OF 110		
SHEET 12 OF 48		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


1.8 V REGULATOR
APN 353S2847

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S2847	1	HF MAX8860EUA18+G65	U1500	



6/16 IT'S UNCLEAR IF ANALOG 3.3 V NEEDS TO COME UP WITH DIGITAL 3.3 V,
OR IF IT CAN COME UP INDEPENDENTLY (WITH 5 V)
ANALOG 3.3 COMES UP WITH DIGITAL 3.3 --> POPULATE R1506
ANALOG 3.3 COMES UP INDEPENDENTLY --> POPULATE R1502

3.3 V REGULATOR
APN 353S2147



D

D

C

C

B


B

A

A

PAGE TITLE AUDIO DC-DC REGULATORS		
	DRAWING NUMBER 051-8774	SIZE D
	REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 15 OF 110	SHEET 13 OF 48	

AUDIO SIGNAL PROCESSOR
APN 337S3285




GND CONNECTIONS WERE ADDED TO ADDRESS EMI CONCERNS ON K59

PAGE TITLE		SIGMA DSP	
Apple Inc.	DRAWING NUMBER	051-8774	SIZE D
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		14 OF 48	
IV ALL RIGHTS RESERVED			

LEFT SPEAKER AMP

APN 353S2042
 GAIN = 7.36 V/V (+17.33 DB)
 FC = ~774 HZ (TWEETER), ~12 HZ (WOOFER)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0698	155S0554		L1700	
155S0698	155S0554		L1701	
155S0698	155S0554		L1702	
155S0698	155S0554		L1703	




PART TITLE		LEFT SPEAKER AMP	
DRAWING NUMBER		051-8774	SIZE D
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		17 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 48	
IV ALL RIGHTS RESERVED			

RIGHT SPEAKER AMP

APN 353S2042
 GAIN = 7.36 V/V (+17.33 DB)
 FC = ~774 HZ (TWEETER), ~12 HZ (WOOFER)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0698	155S0554		L1800	
155S0698	155S0554		L1801	
155S0698	155S0554		L1802	
155S0698	155S0554		L1803	




PAGE TITLE		RIGHT SPEAKER AMP	
DRAWING NUMBER		051-8774	SIZE D
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		18 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		16 OF 48	
IV ALL RIGHTS RESERVED			

SUBWOOFER SPEAKER AMP


APN 353S2042
 GAIN = 7.36 V/V (+17.33 DB)
 FC = ~12 HZ

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0698	155S0554		L1900	
155S0698	155S0554		L1901	




SUBWOOFER SPEAKER AMP	
Apple Inc.	DRAWING NUMBER: 051-8774 SIZE: D
REVISION: C.0.0	
PAGE: 19 OF 110	
SHEET: 17 OF 48	


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



PAGE TITLE		
AUDIO CONNECTORS		
	DRAWING NUMBER	051-8774
	REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH	PAGE	20 OF 110
SHEET	18 OF 48	



PAGE TITLE		SYNC DATE=N/A	
POWER SW CONTROL		DRAWING NUMBER	SIZE
Apple Inc.		051-8774	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		23 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		19 OF 48	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
311S0394	1	SINGLE NAND GATE SOT553-5	U2608	CRITICAL	

NOTE: NAND GATE FOR OLD SYSTEM UC SLEEP. NAND GATE FOR DEEP SYSTEM UC SLEEP SLEEP WARNING: DEV CONNECTOR WAKE WILL NO LONGER WORK WITH THIS CONFIGURATION!!!

Pin	Signal	Microcontroller Pin
19	UART MIB2AUDIO	P0_0/TXD0/PWM1
21	UART AUDIO2MIB	P0_1/RXD0/PWM3/EINT0
22	I2C LPCREM_SCL	P0_2/SCL0/CAP0_0
26	I2C LPCREM_SDA	P0_3/SDA0/MATO_0/EINT1
27	WR LATCH0	P0_4/SCK0/CAP0_1/AD0_6
29	ADC USB5V	P0_5/MISO0/MATO_1/AD0_7
30		P0_6/MOSI0/CAP0_2/AD1_0
31	PWM_STR0	P0_7/SSEL0/PWM2/EINT2
33	PWM_STR1	P0_8/TXD1/PWM4/AD1_1
34	PWM_STR2	P0_9/RXD1/PWM6/EINT3
35	LATCH_OR_L	P0_10/RTS1/CAP1_0/AD1_2
37	I2C LPCLOC_SCL	P0_11/CTS1/CAP1_1/SCL1
38	ENET WOL ENABLE_L38	P0_12/DSR1/MAT1_0/AD1_3
39	WR LATCH1	P0_13/STR1/MAT1_1/AD1_4
41	I2C LPCLOC_SDA	P0_14/DCD1/EINT1/SDA1
45		P0_15/R11/EINT2/AD1_5
46	LEPC2144_WAKE_L	P0_16/EINT0/MATO_2/CAP0_2
47	BL_ONOFF	P0_17/CAP1_2/SCK1/MAT1_2
53	PM_S3_EN	P0_18/CAP1_3/MISO1/MAT1_3
54	STRCLK1	P0_19/MAT1_2/MOSI1/CAP1_2
55	PM_S0_EN	P0_20/MAT1_3/SSEL1/EINT3
57	PWM_FAN0	P0_21/PWM5/AD1_6/CAP1_3
2	TACH0	P0_22/AD1_7/CAP0_0/MATO_0
58	VBUS_UC	P0_23/VBUS
9	DAC_OUT	P0_25/AD0_4/AOUT
13	ADC_STR2_V	P0_28/AD0_1/CAP0_2/MATO_2
14	ADC_STR0_V	P0_29/AD0_2/CAP0_3/MATO_3
15	ADC_STR1_V	P0_30/AD0_3/EINT3/CAP0_0
17	USB_UC_DP_PU_EN	P0_31/UP_LED/CONNECT

SYNC MASTER=K59 SYNC DATE=08/22/2010


LPC2144 & PERIPHERALS

Apple Inc.


DRAWING NUMBER: 051-8774
REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 26 OF 110
SHEET: 20 OF 48




PAGE TITLE		SYNC DATE=08/22/2010	
DP FC & INTERFACE		DRAWING NUMBER	051-8774
Apple Inc.		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 110
		SHEET	21 OF 48



System 25MHz Clock Generator



SYNCH MASTER=T29 D		SYNCH DATE=03/17/2011	
PAGE TITLE			
T29 Clocking			
Apple Inc.		DRAWING NUMBER	051-8774
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		PAGE	28 OF 110
		SHEET	22 OF 48



DEBUG: For monitoring current/voltage

TP T29 MONDC0 R3610 NO STUFF T29 MONDC0

TP T29 MONDC1 R3611 NO STUFF T29 MONDC1

DEBUG: For monitoring clock

TP T29 MONOBSP C3615 T29 MONOBSP

TP T29 MONOBSN C3616 T29 MONOBSN

Pull-ups required on GPIO1 & 2 if unused.

T29 PCIE CLKREQ L

T29 GPIO<1>

T29 GPIO<2>

T29 RSVD

T29 SPI MOSI

T29 SPI MISO

T29 SPI CS L

T29 SPI CLK

T29 THERM DP

T29 TEST EN

TP T29 TEST POINT 0

TP T29 TEST POINT 1

TP T29 TEST POINT 2

TP T29 TEST POINT 3

TP DP T29SNK0_MLP<3>

TP DP T29SNK0_MLN<3>

TP DP T29SNK0_MLP<2>

TP DP T29SNK0_MLN<2>

TP DP T29SNK0_MLP<1>

TP DP T29SNK0_MLN<1>

TP DP T29SNK0_MLP<0>

TP DP T29SNK0_MLN<0>

TP DP T29SNK0_AUXCHP

TP DP T29SNK0_AUXCHN

TP DP T29SNK0_HPD

DPSNK0_ML_LANE_3P

DPSNK0_ML_LANE_3N

DPSNK0_ML_LANE_2P

DPSNK0_ML_LANE_2N

DPSNK0_ML_LANE_1P

DPSNK0_ML_LANE_1N

DPSNK0_ML_LANE_0P

DPSNK0_ML_LANE_0N

DPSNK0_AUX_CHP

DPSNK0_AUX_CHN

DPSNK0_HOT_PLUG_DET

T29 R2C LSEO<0>

T29 R2C LSEO<1>

T29 R2C LSEO<2>

T29 R2C LSEO<3>

CABLE PORT - LINK 0

T29 R2C C P<0>

T29 R2C C N<0>

T29 C2R P<0>

T29 C2R N<0>

T29 R2C LSEO<0>

T29 C2R LSEO<0>

T29 R2C LSEO<1>

T29 C2R LSEO<1>

CABLE PORT - LINK 1

T29 R2C C P<1>

T29 R2C C N<1>

T29 C2R P<1>

T29 C2R N<1>

T29 R2C LSEO<1>

T29 C2R LSEO<1>

I2C T29 SDA

I2C T29 SCL

NOTE: C2R = Cable to Router
R2C = Router to Cable

SYNC MASTER=T29 D SYNC DATE=11/01/2011

T29 Primary (1 of 2)

Apple Inc.

DRAWING NUMBER 051-8774

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 36 OF 110

SHEET 23 OF 48



=PP1V05 S0 T29P
 2100 mA (Single Port)
 2250 mA (Dual Port)
 EDP: 3000 mA

=PP3V3 S0 T29P 6 7 11 23
 135 mA (Single-Port)
 152 mA (Dual-Port)
 EDP: 200 mA

R3730
 4 7
 5k
 1/16W
 MF-LP
 402

PP1V05 S0 T29P VDD DEPLL
 MIN_LINE_WIDTH=0.4 mm
 MIN_BURST_WIDTH=0.2 mm
 VOLTAGE=1.05V

C3720
 10UF
 10k
 6.3V
 CERM
 402

C3721
 10UF
 10k
 6.3V
 CERM
 402

C3722
 10UF
 10k
 6.3V
 CERM
 402

C3730
 10UF
 20k
 6.3V
 CERM-XSR
 0402-1

C3744
 1UF
 10k
 6.3V
 CERM
 402

C3743
 1UF
 10k
 6.3V
 CERM
 402

C3745
 1UF
 10k
 6.3V
 CERM
 402

C3746
 10UF
 20k
 6.3V
 XSR
 603

C3747
 10UF
 20k
 6.3V
 XSR
 603

C3753
 1UF
 10k
 6.3V
 CERM
 402

C3752
 1UF
 10k
 6.3V
 CERM
 402

C3751
 1UF
 10k
 6.3V
 CERM
 402

C3750
 1UF
 10k
 6.3V
 CERM
 402

C3760
 1UF
 10k
 6.3V
 CERM
 402

C3770
 2.2UF
 20k
 6.3V
 CERM
 402-LP

L3770
 FERR-120-OHM-1.5A
 0402





Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=T29 D		SYNC DATE=03/17/2011	
PAGE TITLE			
T29 Primary (2 of 2)			
DRAWING NUMBER		SIZE	
051-8774		D	
REVISION		BRANCH	
C.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
37 OF 110		24 OF 48	


CAESAR IV 1.2V INT.VR CMPTS

CAESAR IV POWER ENABLE CIRCUIT

CAESAR IV ACTIVITY LED



SYNC MASTER=K62		SYNC DATE=09/16/2010	
CAESAR IV SUPPORT			
Apple Inc.	DRAWING NUMBER	051-8774	SIZE
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE
			38 OF 110
			SHEET
			25 OF 48




BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PPIV2_S3_ENET_PHY. If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.

=PPIV2_S3_ENET_PHY 25
396mA (1000base-T, Caesar II)


Internal 1.2V Switching Regulator pins.

OMIT_TABLE
U3900
BCM57761A0KMLG
QFN

SYNC MASTER=TONY		SYNC DATE=10/01/2011	
PAGE TITLE ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER 051-8774	SIZE D
REVISION C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 39 OF 110		SHEET 26 OF 48	



PAGE TITLE		SYNC DATE=09/16/2010	
Ethernet Connector			
Apple Inc.		DRAWING NUMBER	051-8774
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 110
		SHEET	27 OF 48




APN: 338S0753 ->


External power-on reset (IPU 100K):
Per LSI, R4162 and C4162 can be NOSTUFF ->

SYNC MASTER=K62		SYNC DATE=09/09/2010	
PAGE TITLE			
FireWire LLC/PHY (FW643)			
Apple Inc.		DRAWING NUMBER	051-8774
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	41 OF 110
SHEET		28 OF 48	


FW643 1.0V GENERATION




Termination
Place close to FireWire PHY



FW643 GUID ROM



1394 PHY DATA/STROBE OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE, FW643 HAS INTERNAL 100K PULL-DOWNS, ONLY PULL-UPS NECESSARY.

2ND & 3RD TPA/TPB PAIR UNUSED

- FW_P1_TPBIA5 == NC_FW_PORT1_TPBIA5
- FW_P1_TPA_P == NC_FW_PORT1_TPA_P
- FW_P1_TPA_N == NC_FW_PORT1_TPA_N
- FW_P1_TPB_P == NC_FW_PORT1_TPB_P
- FW_P1_TPB_N == NC_FW_PORT1_TPB_N
- FW_P2_TPBIA5 == NC_FW_PORT2_TPBIA5
- FW_P2_TPA_P == NC_FW_PORT2_TPA_P
- FW_P2_TPA_N == NC_FW_PORT2_TPA_N
- FW_P2_TPB_P == NC_FW_PORT2_TPB_P
- FW_P2_TPB_N == NC_FW_PORT2_TPB_N

NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS

SYNC MASTER=K62		SYNC DATE=09/23/2010	
PAGE TITLE FireWire: 1394B MISC			
DRAWING NUMBER 051-8774		SIZE D	
REVISION C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 42 OF 110		SHEET 29 OF 48	



12 VOLTS
14 WATTS MAX PER PORT

POUR COPPER TO SINK HEAT
CRITICAL
Q4350
FDC610PZ

INRUSH RESETABLE PTC
CRITICAL
F4301
0.3AMP-60V

PLACEMENT NOTE=PLACE CLOSE TO D4300
XW4300
PPVP_FW_PHY_CPS

CRITICAL
L4300
FERR-250-OHM

FAST NON-RESETABLE FUSE
THIS FUSE WILL NOT BLOW
IT IS HERE FOR SAFETY ONLY

SHOULD BE DONE AS A POWER STRIP(SUBPLANE)


PORT 0
1394B

CRITICAL
J4300
FWB-PL-J59
F-ANG-TH


AREF needs to be isolated from all local grounds per 1394b spec
When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection


ACTIVE "LATE VG" + ESD PROTECTION



SYNC MASTER=K62		SYNC DATE=09/23/2010	
FIREWIRE CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8774	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	43 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	30 OF 48
IV ALL RIGHTS RESERVED			




SYNC MASTER=K59		SYNC DATE=11/01/2010	
USB 7-PORT HUB			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-8774	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	C.0.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	45 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	31 OF 48
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
USB 2.0 Host Controller		DRAWING NUMBER	051-8774
Apple Inc.		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	46 OF 110
		SHEET	32 OF 48



STUFF AROUND RESET MASK WHEN PERICOM FIXES PCIE RESET IN REV C



SYNC MASTER=K59		SYNC DATE=08/22/2010	
USB EXTERNAL CONNS			
Apple Inc.		DRAWING NUMBER	051-8774
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		PAGE	49 OF 110
		SHEET	33 OF 48


MCU Pull-ups/downs

T29 host/device has 10K pull-up on LSX_R2P.
 Dual-plug cable has cross-over for P2R/R2P.
 Device micro (U5000) senses pull-up to
 detect host. Cable may be powered-off
 until host pull-up is detected.
 P2R = Plug to Receptacle
 R2P = Receptacle to Plug




SYNC MASTER=T29 D		SYNC DATE=03/17/2011	
Tethered Cable MCU			
Apple Inc.		DRAWING NUMBER	051-8774
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	50 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPC I2C CONNECTIONS




PLACE ALL PROBE POINTS ON TOP SIDE

T29 IC I2C Connections




PLACE ALL I2C PROBE POINTS ON TOP SIDE

T29 MCU I2C CONNECTIONS



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE: J59 & T29 SMBUS CONNECTIONS			
DRAWING NUMBER: 051-8774		SIZE: D	
REVISION: C.0.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 52 OF 110		SHEET: 35 OF 48	



SYNC MASTER=MASTER		SYNC DATE=N/A	
1.05V VREG			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8774	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		70 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		36 OF 48	
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP15V_T29_REG (15V Boost Output)


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 T29BST - Stuffs 15V boost regulator

T29 15V Boost Regulator



SYNC MASTER=T29 D		SYNC DATE=03/17/2011	
PAGE TITLE			
Power: T29 15V Boost			
DRAWING NUMBER		SIZE	
051-8774		D	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		71 OF 110	
SHEET		37 OF 48	




SYNC MASTER=MASTER		SYNC DATE=N/A	
Power: USB (1.0V S3)			
Apple Inc.	DRAWING NUMBER	051-8774	SIZE
	REVISION	C.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		73 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 48	
IV ALL RIGHTS RESERVED			

5V_S3/3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
37680927	1	PMIC1004H	Q7760	CRITICAL	
37680928	1	PMIC1004H	Q7761	CRITICAL	




MAX CURRENT = 7.0A
PWM FREQ. = 300 KHZ

PWM FREQ. = 375 KHZ
MAX CURRENT = 7.0A


5V/3.3V SUPPLY		DRAWING NUMBER	051-8774	SIZE	D
Apple Inc.		REVISION	C.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
		PAGE	77 OF 110	SHEET	39 OF 48

REPERATED MASTER FOOD FOR BOTH 5V AND 3V3.


T29 / Device Rails




Power Goods




3.3V S3 FET



3.3V S0 FET



12V S0 FET



SYNC MASTER=T29_D SYNC DATE=09/30/2011

Power: Enables & PGOODS

Apple Inc.


DRAWING NUMBER: 051-8774 SIZE: D

REVISION: C.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 79 OF 110 SHEET: 40 OF 48

Cable 3.3V Power Switch




Tethered (Thunderbolt-Only) Cable Connector




SYNC MASTER=T29 D		SYNC DATE=03/17/2011	
PAGE TITLE			
Tethered Cable Connector			
DRAWING NUMBER		SIZE	
051-8774		D	
REVISION		BRANCH	
C.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
90 OF 110		41 OF 48	

T29 A High-Speed Signals




T29 signals are P/N-swapped after AC caps to improve layout.

Port A MCU



SINGLE PORT DEVICES STILL USE T29_BIAS IN PORT LOW VOLTAGE POWER

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.



SYNC MASTER=T29 D		SYNC DATE=11/01/2011	
PAGE TITLE			
T29 A PORT MICROCONTROLLER		DRAWING NUMBER	051-8774
Apple Inc.		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	93 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX

Port A 3.3V Power Switch

Port A HV Power Switch

	Nominal	Min	Max
IFLT	2A	1.8A	2.2A
ILIM	829mA	687mA	971mA (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms

(*) U9410 tolerance @ 210K per TI

SI8409DB:
 Vds(max): -30V
 Vgs(max): +/-12V
 Vgs(th): -1.4V
 Rds(on): 65mOhm @ 2.5V Vgs
 Id(max): 3.7A @ 70C
 Blocking FET, off when
 Source >3.4V or HV_EN high.

3.3V/HV MUXed

Bleeder Resistor
 2.5V / 249 ohm = 10mA
 P = ~27mW


Note: Bleeder active when T29_A_HV_EN is LOW
 and DPAPWRSW_P3V3_ON_L is HIGH (>0.8V).

For 12V systems:
 ILIM = 201k / RLIM = 1033mA +/- 156mA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11450434	1	RES,MTL,FILM,1/16W,174K,1,0402,SMD,LF	R9411		T29HV:P12V

Nominal Min Max
 ILIM 1033mA 877mA 1190mA, tolerance @ 174K per TI

DisplayPort/T29 A Connector



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
 Sink HPD range:
 High: 2.0 - 5.0V
 Low: 0 - 0.8V

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
DisplayPort/T29 A Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8774	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		94 OF 110	
		SHEET	
		43 OF 48	

PCI-Express Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCIEG2_85D	*	N	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCIEG2_85D	TOP,BOTTOM	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIEG2	*	=3X_DIELECTRIC	?	PCIEG2	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?				

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
I2C_55SE	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	0.19M	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
I2C	*	=2X_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2X_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_90D	*	N	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
T29DP_90D	TOP,BOTTOM	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5X_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

DP CONNECTOR SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=4:1_SPACING	?	DISPLAYPORT	TOP,BOTTOM	=4:1_SPACING	?

T29 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M T29 P	23 23
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M T29 N	23 23
	I2C_55SE	I2C	I2C T29 SCL	23 35
	I2C_55SE	I2C	I2C T29 SDA	23 35
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29 SPI CLK	23
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29 SPI MOSI	23
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29 SPI MISO	23
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29 SPI CS L	23
	T29DP_90D	T29DP	T29 R2D C P<3..0>	42 42
	T29DP_90D	T29DP	T29 R2D C N<3..0>	42 42
	T29DP_90D	T29DP	T29 D2R P<3..0>	42 42
	T29DP_90D	T29DP	T29 D2R N<3..0>	42 42
	T29DP_90D	T29DP	T29 R2D P<0>	42 43
	T29DP_90D	T29DP	T29 R2D N<0>	42 43
	T29DP_90D	T29DP	T29 R2D P<1>	42 43
	T29DP_90D	T29DP	T29 R2D N<1>	42 43
	T29DP_90D	T29DP	T29 R2D C F P<1..0>	42
	T29DP_90D	T29DP	T29 R2D C F N<1..0>	42
	T29DP_90D	T29DP	T29 D2R C P<0>	42 43
	T29DP_90D	T29DP	T29 D2R C N<0>	42 43
	T29DP_90D	T29DP	T29 D2R C P<1>	42 43
	T29DP_90D	T29DP	T29 D2R C N<1>	42 43
	DP_90D	DISPLAYPORT	T29DPA ML P<1>	42 43
	DP_90D	DISPLAYPORT	T29DPA ML N<1>	42 43
	USB2_90D	USB2	T29 A RSVD P	42 43
	USB2_90D	USB2	T29 A RSVD N	42 43
	T29DP_90D	T29DP	T29 R2C P<1..0>	41
	T29DP_90D	T29DP	T29 R2C N<1..0>	41
	T29DP_90D	T29DP	T29 R2C C P<0>	23 41
	T29DP_90D	T29DP	T29 R2C C N<0>	23 41
	T29DP_90D	T29DP	T29 R2C C P<1>	23 41
	T29DP_90D	T29DP	T29 R2C C N<1>	23 41
	T29DP_90D	T29DP	T29 C2R P<0>	23 41
	T29DP_90D	T29DP	T29 C2R N<0>	23 41
	T29DP_90D	T29DP	T29 C2R P<1>	23 41
	T29DP_90D	T29DP	T29 C2R N<1>	23 41
	T29DP_90D	T29DP	T29 C2R C P<1..0>	41
	T29DP_90D	T29DP	T29 C2R C N<1..0>	41

T29 DP AND DOWNSTREAM PORTS
T29/DP TETHERED CABLE

INTERNAL PANEL PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
DP_90D	DISPLAYPORT	DISPLAYPORT	DP INT ML C P<3..0>	7
DP_90D	DISPLAYPORT	DISPLAYPORT	DP INT ML C N<3..0>	7
DP_INT_ML	DP_90D	DISPLAYPORT	DP INT ML P<3..0>	7 21 48
DP_INT_ML	DP_90D	DISPLAYPORT	DP INT ML N<3..0>	7 21 48
DP_90D	DISPLAYPORT	DISPLAYPORT	DP INT AUXCH C P	7
DP_90D	DISPLAYPORT	DISPLAYPORT	DP INT AUXCH C N	7
DP_INT_AUXCH	DP_90D	DISPLAYPORT	DP INT AUXCH P	7 21 48
DP_INT_AUXCH	DP_90D	DISPLAYPORT	DP INT AUXCH N	7 21 48

SYNC MASTER=TONY SYNC DATE=11/17/2011

PAGE TITLE

CONSTRAINTS: T29

Apple Inc.

DRAWING NUMBER: 051-8774 SIZE: D

REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 110 SHEET: 44 OF 48

Temp Sensor Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
TMPSENS_PAIR	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	20MM	0.25MM	0.10MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
TMPSENS	*	=2x_DIELECTRIC	?

Temp Sensor Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
REFD	TEMPSENS_PAI	TEMPSENS	DX1_P
REFD	TEMPSENS_PAI	TEMPSENS	DX1_N
REFD	TEMPSENS_PAI	TEMPSENS	TDX1_P
REFD	TEMPSENS_PAI	TEMPSENS	TDX1_N
REFD	TEMPSENS_PAI	TEMPSENS	DX2_P
REFD	TEMPSENS_PAI	TEMPSENS	DX2_N
REFD	TEMPSENS_PAI	TEMPSENS	TDX2_P
REFD	TEMPSENS_PAI	TEMPSENS	TDX2_N

Temp sensor routes

AUDIO CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
AUDIODIFF	*	Y	0.6 MM	0.2 MM	10 MM	0.2 MM	0.2 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
AUDIO	*	0.2 MM	?

AUDIO NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
REFD	AUDIODIFF	AUDIO	AUD_LTWT_N
REFD	AUDIODIFF	AUDIO	AUD_LTWT_P
REFD	AUDIODIFF	AUDIO	AUD_LWFR_N
REFD	AUDIODIFF	AUDIO	AUD_LWFR_P
REFD	AUDIODIFF	AUDIO	AUD_RTWT_N
REFD	AUDIODIFF	AUDIO	AUD_RTWT_P
REFD	AUDIODIFF	AUDIO	AUD_RWFR_N
REFD	AUDIODIFF	AUDIO	AUD_RWFR_P
REFD	AUDIODIFF	AUDIO	AUD_SUB_N
REFD	AUDIODIFF	AUDIO	AUD_SUB_P

SPEAKER NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
REFD	AUDIODIFF	AUDIO	SPKRAMP_LTWT_OUT_N
REFD	AUDIODIFF	AUDIO	SPKRAMP_LTWT_OUT_P
REFD	AUDIODIFF	AUDIO	SPKRAMP_LWFR_OUT_N
REFD	AUDIODIFF	AUDIO	SPKRAMP_LWFR_OUT_P
REFD	AUDIODIFF	AUDIO	SPKRAMP_RTWT_OUT_N
REFD	AUDIODIFF	AUDIO	SPKRAMP_RTWT_OUT_P
REFD	AUDIODIFF	AUDIO	SPKRAMP_RWFR_OUT_N
REFD	AUDIODIFF	AUDIO	SPKRAMP_RWFR_OUT_P
REFD	AUDIODIFF	AUDIO	SPKRAMP_SUB_OUT_N
REFD	AUDIODIFF	AUDIO	SPKRAMP_SUB_OUT_P

I2C Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
REFD	I2C_550K	I2C	I2C LPCREEM_SDA
REFD	I2C_550K	I2C	I2C LPCREEM_SCL
REFD	I2C_550K	I2C	DDC_SDA_FC
REFD	I2C_550K	I2C	DDC_SCL_FC
REFD	I2C_550K	I2C	SDA_FC
REFD	I2C_550K	I2C	SCL_FC
REFD	I2C_550K	I2C	SDA_SWREM
REFD	I2C_550K	I2C	SCL_SWREM
REFD	I2C_550K	I2C	I2C DP628_SDA
REFD	I2C_550K	I2C	I2C DP628_SCL
REFD	I2C_550K	I2C	I2C LPCLOC_SDA
REFD	I2C_550K	I2C	I2C LPCLOC_SCL
REFD	I2C_550K	I2C	I2C FALS_SDA
REFD	I2C_550K	I2C	I2C FALS_SCL
REFD	I2C_550K	I2C	I2C LPC1_SDA
REFD	I2C_550K	I2C	I2C LPC1_SCL
REFD	I2C_550K	I2C	I2C ALS_SCL
REFD	I2C_550K	I2C	I2C ALS_SDA
REFD	I2C_550K	I2C	I2C USBHOST_SCL
REFD	I2C_550K	I2C	I2C USBHOST_SDA
REFD	I2C_550K	I2C	ADAV4601_I2C_SDA
REFD	I2C_550K	I2C	ADAV4601_I2C_SCL
REFD	I2C_550K	I2C	I2C_SDA
REFD	I2C_550K	I2C	I2C_SCL
REFD	I2C_550K	I2C	AUD_161_I2C_SDA
REFD	I2C_550K	I2C	AUD_161_I2C_SCL
REFD	I2C_550K	I2C	I2C MCU_SCL
REFD	I2C_550K	I2C	I2C MCU_SDA

I2C pairs from LPC

Audio I2C pairs

MicroCtrl Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
REFD	MICROCTL_550K	MICROCTL	ADC_STR0_V
REFD	MICROCTL_550K	MICROCTL	ADC_STR1_V
REFD	MICROCTL_550K	MICROCTL	ADC_STR2_V
REFD	MICROCTL_550K	MICROCTL	DAC_OUT
REFD	MICROCTL_550K	MICROCTL	ADC_USB5V
REFD	MICROCTL_550K	MICROCTL	P5VP3V3_VREF

SYNC MASTER=TONY SYNC DATE=11/17/2011

CONSTRAINTS: AUDIO & MISC

Apple Inc.

DRAWING NUMBER: 051-8774 SIZE: D

REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 103 OF 110

SHEET: 45 OF 48

Ethernet MDI Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

PCie Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCIE_ENET_R2D_P	PCIE_85d	PCIE	PCIE ENET R2D P	26
PCIE_ENET_R2D_N	PCIE_85d	PCIE	PCIE ENET R2D N	26
PCIE_ENET_R2D_C_P	PCIE_85d	PCIE	PCIE ENET R2D C P	7 26
PCIE_ENET_R2D_C_N	PCIE_85d	PCIE	PCIE ENET R2D C N	7 26
PCIE_ENET_D2R_P	PCIE_85d	PCIE	PCIE ENET D2R P	7 26
PCIE_ENET_D2R_N	PCIE_85d	PCIE	PCIE ENET D2R N	7 26
PCIE_ENET_D2R_C_P	PCIE_85d	PCIE	PCIE ENET D2R C P	26
PCIE_ENET_D2R_C_N	PCIE_85d	PCIE	PCIE ENET D2R C N	26
PCIE_CLK100M_ENET_P	CLK_PCIE_80d	CLK_PCIE	PCIE CLK100M ENET P	22 26
PCIE_CLK100M_ENET_N	CLK_PCIE_80d	CLK_PCIE	PCIE CLK100M ENET N	22 26

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FIREWIRE PCIE NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCIE_FW_R2D_P	PCIE_85d	PCIE	PCIE FW R2D P	28
PCIE_FW_R2D_N	PCIE_85d	PCIE	PCIE FW R2D N	28
PCIE_FW_R2D_C_P	PCIE_85d	PCIE	PCIE FW R2D C P	7 28
PCIE_FW_R2D_C_N	PCIE_85d	PCIE	PCIE FW R2D C N	7 28
PCIE_FW_D2R_P	PCIE_85d	PCIE	PCIE FW D2R P	7 28
PCIE_FW_D2R_N	PCIE_85d	PCIE	PCIE FW D2R N	7 28
PCIE_FW_D2R_C_P	PCIE_85d	PCIE	PCIE FW D2R C P	28
PCIE_FW_D2R_C_N	PCIE_85d	PCIE	PCIE FW D2R C N	28
PCIE_CLK100M_FW_P	CLK_PCIE_80d	CLK_PCIE	PCIE CLK100M FW P	22 28
PCIE_CLK100M_FW_N	CLK_PCIE_80d	CLK_PCIE	PCIE CLK100M FW N	22 28

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	?

USB PCIE NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCIE_USB_D2R_C_P	PCIE92_85d	PCIE92	PCIE USB D2R C P	32
PCIE_USB_D2R_C_N	PCIE92_85d	PCIE92	PCIE USB D2R C N	32
PCIE_USB_R2D_P	PCIE92_85d	PCIE92	PCIE USB R2D P	32
PCIE_USB_R2D_N	PCIE92_85d	PCIE92	PCIE USB R2D N	32
PCIE_USB_R2D_C_P	PCIE92_85d	PCIE92	PCIE USB R2D C P	7 32
PCIE_USB_R2D_C_N	PCIE92_85d	PCIE92	PCIE USB R2D C N	7 32
PCIE_USB_D2R_P	PCIE92_85d	PCIE92	PCIE USB D2R P	7 32
PCIE_USB_D2R_N	PCIE92_85d	PCIE92	PCIE USB D2R N	7 32
PCIE_CLK100M_USB_P	CLK_PCIE_80d	CLK_PCIE	PCIE CLK100M USB P	7 32
PCIE_CLK100M_USB_N	CLK_PCIE_80d	CLK_PCIE	PCIE CLK100M USB N	7 32
PCIE_CLK100M_USB_C_P	CLK_PCIE_80d	CLK_PCIE	PCIE CLK100M USB C P	32
PCIE_CLK100M_USB_C_N	CLK_PCIE_80d	CLK_PCIE	PCIE CLK100M USB C N	32

Ethernet MDI Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
ENET_MDI_100D	ENET_MDI_100d	ENET_MDI	ENETCONN MDI P<3..0>	26 27
ENET_MDI	ENET_MDI_100d	ENET_MDI	ENETCONN MDI N<3..0>	26 27
ENET_MDI_100D	ENET_MDI_100d	ENET_MDI	ENETCONN MDI T P<3..0>	27
ENET_MDI_100D	ENET_MDI_100d	ENET_MDI	ENETCONN MDI T N<3..0>	27

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FW_PORT0_TPA_P	FW_110d	FW_TP	FW PORT0 TPA P	29 30
FW_PORT0_TPA_N	FW_110d	FW_TP	FW PORT0 TPA N	29 30
FW_PORT0_TPB_P	FW_110d	FW_TP	FW PORT0 TPB P	29 30
FW_PORT0_TPB_N	FW_110d	FW_TP	FW PORT0 TPB N	29 30

USB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
USB_HUB_UP_DP	USB2_90d	USB2	USB HUB UP DP	31
USB_HUB_UP_DM	USB2_90d	USB2	USB HUB UP DM	31
USB_DEV_DP	USB2_90d	USB2	USB DEV DP	31
USB_DEV_DM	USB2_90d	USB2	USB DEV DM	31
USB_DEV_F_DP	USB2_90d	USB2	USB DEV F DP	31
USB_DEV_F_DM	USB2_90d	USB2	USB DEV F DM	31
USB_HOST_DP	USB2_90d	USB2	USB HOST DP	31 32
USB_HOST_DM	USB2_90d	USB2	USB HOST DM	31 32
USBBDN1_H1_DP	USB2_90d	USB2	USBBDN1 H1 DP	31 33
USBBDN1_H1_DM	USB2_90d	USB2	USBBDN1 H1 DM	31 33
USBBDN2_H1_DP	USB2_90d	USB2	USBBDN2 H1 DP	31 33
USBBDN2_H1_DM	USB2_90d	USB2	USBBDN2 H1 DM	31 33
USBBDN3_H1_DP	USB2_90d	USB2	USBBDN3 H1 DP	31 33
USBBDN3_H1_DM	USB2_90d	USB2	USBBDN3 H1 DM	31 33
USB_UC_DP	USB2_90d	USB2	USB UC DP	20 31
USB_UC_DM	USB2_90d	USB2	USB UC DM	20 31
USB_AUDIO_DP	USB2_90d	USB2	USB AUDIO DP	11 31
USB_AUDIO_DM	USB2_90d	USB2	USB AUDIO DM	11 31
USB_CAMERA_DP	USB2_90d	USB2	USB CAMERA DP	10 31
USB_CAMERA_DM	USB2_90d	USB2	USB CAMERA DM	10 31
CAM_DP	USB2_90d	USB2	CAM DP	10 48
CAM_DM	USB2_90d	USB2	CAM DM	10 48
AUD_161_USB_DP	USB2_90d	USB2	AUD 161 USB DP	12
AUD_161_USB_DM	USB2_90d	USB2	AUD 161 USB DM	12
DM1	USB2_90d	USB2	DM1	33
DP1	USB2_90d	USB2	DP1	33
DM2	USB2_90d	USB2	DM2	33
DP2	USB2_90d	USB2	DP2	33
DM3	USB2_90d	USB2	DM3	33
DP3	USB2_90d	USB2	DP3	33

SYNC MASTER=TONY SYNC DATE=11/17/2011

PAGE TITLE: CONSTRAINTS:ENET, FIREWIRE & USB

DRAWING NUMBER: 051-8774 SIZE: D

REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: 105 OF 110 SHEET: 46 OF 48

T29 Dr.B-Specific Physical & Spacing Constraints

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM			NO_TYPE			MM	15.7

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	6.35 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.081 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.250 MM	0.250 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.067 MM	0.067 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.300 MM	0.300 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

Standard Spacing Rules

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
2:1_SPACING	*	0.2 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.355 MM	?
2X_DIELECTRIC	*	0.152 MM	?
3X_DIELECTRIC	*	0.228 MM	?
4X_DIELECTRIC	*	0.304 MM	?
5X_DIELECTRIC	*	0.380 MM	?

SYNC MASTER=TONY		SYNC DATE=11/17/2016	
T29 PCB Rule Definitions			
DRAWING NUMBER		051-8774	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		109 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		47 OF 48	
IV ALL RIGHTS RESERVED			

FUNCTIONAL TEST POINTS

NC AND NO_TEST NETS

FLIP SIDE PCI BRIDGE AND USB CONTROLLER MOUNTING AND ROUTING MAKES TEST VIRTUALLY IMPOSSIBLE

J1013 ODD FAN

8 **NO** FAN0_PMR FUNC_TEST=TRUE
 8 **NO** FAN_TACH0 FUNC_TEST=TRUE
 19 **NO** PPL12V_FAN_FET FUNC_TEST=TRUE
 MIN_ALLOWED_TPS=3
 3 GROUND TESTPOINTS NEAR J1013

J1115 BLC CONNECTOR

9 **NO** STR0_+ FUNC_TEST=TRUE
 9 **NO** STR0_- FUNC_TEST=TRUE
 9 **NO** STR0C FUNC_TEST=TRUE
 9 **NO** STR1_+ FUNC_TEST=TRUE
 9 **NO** STR1_- FUNC_TEST=TRUE
 9 **NO** STR1C FUNC_TEST=TRUE
 9 **NO** STR2_+ FUNC_TEST=TRUE
 9 **NO** STR2_- FUNC_TEST=TRUE
 9 **NO** STR2C FUNC_TEST=TRUE
 2 GROUND TESTPOINTS NEAR J1013

J1204 USB CAMERA

10 **NO** ~~PREV_CAM_FLIT~~ FUNC_TEST=TRUE
 MIN_ALLOWED_TPS=1
 46 11 **NO** CAM_DM FUNC_TEST=TRUE
 46 11 **NO** CAM_DP FUNC_TEST=TRUE
 45 38 **NO** I2C_ALS_SCL FUNC_TEST=TRUE
 45 38 **NO** I2C_ALS_SDA FUNC_TEST=TRUE
 4 GROUND TESTPOINTS NEAR J1204

J2007 MICROPHONE

18 **NO** AUD_MIC_IN_N_CONN FUNC_TEST=TRUE
 18 **NO** GND_AUD_MIC_CONN FUNC_TEST=TRUE
 18 **NO** AUD_MIC_IN_P_CONN FUNC_TEST=TRUE
 2 GROUND TESTPOINTS NEAR J2007

J2003 AUDIO LEFT SPEAKER

45 18 14 **NO** SPKRAMP_LWFR_OUT_P FUNC_TEST=TRUE
 45 18 14 **NO** SPKRAMP_LWFR_OUT_N FUNC_TEST=TRUE
 45 18 14 **NO** SPKRAMP_LTWI_OUT_P FUNC_TEST=TRUE
 45 18 14 **NO** SPKRAMP_LTWI_OUT_N FUNC_TEST=TRUE

J2004 AUDIO RIGHT SPEAKER

45 18 14 **NO** SPKRAMP_RWFR_OUT_P FUNC_TEST=TRUE
 45 18 14 **NO** SPKRAMP_RWFR_OUT_N FUNC_TEST=TRUE
 45 18 14 **NO** SPKRAMP_RTWI_OUT_P FUNC_TEST=TRUE
 45 18 14 **NO** SPKRAMP_RTWI_OUT_N FUNC_TEST=TRUE

J2005 AUDIO SUBWOOFER

45 18 17 **NO** SPKRAMP_SUB_OUT_P FUNC_TEST=TRUE
 45 18 17 **NO** SPKRAMP_SUB_OUT_N FUNC_TEST=TRUE
 18 17 16 15 13 **NO** GND_AUDIO_SPKRAMP FUNC_TEST=TRUE
 MIN_ALLOWED_TPS=6

J1011 BLOWER TEMP SENSOR

45 8 **NO** TDX1_N FUNC_TEST=TRUE
 45 8 **NO** TDX1_P FUNC_TEST=TRUE
 2 GROUND TESTPOINTS NEAR J1011

J1012 PSU TEMP SENSOR

45 8 **NO** TDX2_N FUNC_TEST=TRUE
 45 8 **NO** TDX2_P FUNC_TEST=TRUE
 2 GROUND TESTPOINTS NEAR J1012

J2726 PANEL POWER

21 **NO** ~~PPL12V_PANEL_FC~~ FUNC_TEST=TRUE
 MIN_ALLOWED_TPS=4
 4 GROUND TESTPOINTS NEAR J2726


J2725 INTERNAL DP PANEL

44 21 7 **NO** DP_INT_ML_P<3..0> FUNC_TEST=TRUE
 44 21 7 **NO** DP_INT_ML_N<3..0> FUNC_TEST=TRUE
 44 21 7 **NO** DP_INT_AUXCH_P FUNC_TEST=TRUE
 44 21 7 **NO** DP_INT_AUXCH_N FUNC_TEST=TRUE
 45 21 **NO** DDC_SCL_FC FUNC_TEST=TRUE
 45 21 **NO** DDC_SDA_FC FUNC_TEST=TRUE
 45 21 **NO** SCL_FC FUNC_TEST=TRUE
 45 21 **NO** SDA_FC FUNC_TEST=TRUE
 21 **NO** AUDIO_ON_FC FUNC_TEST=TRUE
 21 **NO** AUDIO_MUTE_FC_L FUNC_TEST=TRUE
 21 **NO** I2S_SCLK_FC FUNC_TEST=TRUE
 21 **NO** I2S_WS_FC FUNC_TEST=TRUE
 21 **NO** I2S_SDO_FC FUNC_TEST=TRUE
 21 **NO** DP_PWR_UP_FC FUNC_TEST=TRUE
 21 **NO** INT_FC_L FUNC_TEST=TRUE
 21 **NO** DP_INT_HPD_FC FUNC_TEST=TRUE
 21 **NO** VIDEO_ON_FC FUNC_TEST=TRUE
 21 **NO** VSYNC_FC FUNC_TEST=TRUE
 17 GROUND TESTPOINTS NEAR J2725

GND 26 TRIS FUNC_TEST=TRUE
 MIN_ALLOWED_TPS=36

TP_PCIBR_WAKE_L == NC_PCIBR_WAKE_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_EECS_L == NC_PEX8112_EECS_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_EECLK == NC_PEX8112_EECLK
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_EERDDATA == NC_PEX8112_EERDDATA
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_EEWRDATA == NC_PEX8112_EEWRDATA
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_GPI00 == NC_PEX8112_GPI00
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_GPI01 == NC_PEX8112_GPI01
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_GPI02 == NC_PEX8112_GPI02
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_GPI03 == NC_PEX8112_GPI03
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_PWR_OK == NC_PEX8112_PWR_OK
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_BAR0ENB_L == NC_PEX8112_BAR0ENB_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_PCLK062SEL_L == NC_PEX8112_PCLK062SEL_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_PMEOUT_L == NC_PEX8112_PMEOUT_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_GNT1_L == NC_PEX8112_GNT1_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_GNT2_L == NC_PEX8112_GNT2_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_GNT3_L == NC_PEX8112_GNT3_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_PEX8112_PCLK0 == NC_PEX8112_PCLK0
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_SMI_L == NC_NECUSB_SMI_L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_PPON1 == NC_NECUSB_PPON1
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_PPON2 == NC_NECUSB_PPON2
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_PPON3 == NC_NECUSB_PPON3
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_SRCLK == NC_NECUSB_SRCLK
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_SRPTA == NC_NECUSB_SRPTA
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_SRMOD == NC_NECUSB_SRMOD
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_TESTEN == NC_NECUSB_TESTEN
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_TEST3 == NC_NECUSB_TEST3
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP_NECUSB_TEST4 == NC_NECUSB_TEST4
 MAKE_BASE=TRUE
 NO_TEST=TRUE

~~NO_TEST=TRUE PCI_AD<31..0>~~
~~NO_TEST=TRUE PCI_CBE<1..31..0>~~
 NO_TEST=TRUE PCI_PAB
 NO_TEST=TRUE PCI_FRAME_L
 NO_TEST=TRUE PCI_IRDY_L
 NO_TEST=TRUE PCI_TRDY_L
 NO_TEST=TRUE PCI_DEVSEL_L
 NO_TEST=TRUE PCI_STOP_L
 NO_TEST=TRUE PCI_PERR_L
 NO_TEST=TRUE PCI_SERR_L
 NO_TEST=TRUE PCI_NECUSB_REQ_L
 NO_TEST=TRUE PCI_NECUSB_GNT_L
 NO_TEST=TRUE PCI_NECUSB_INT_L
 NO_TEST=TRUE PCI_CLKRUN_L
 NO_TEST=TRUE PCI_RESET_L

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
J59 ICT/FCT			
 Apple Inc.	DRAWING NUMBER	051-8774	SIZE D
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	110 OF 110
		SHEET	48 OF 48